Patent EP0505751A2 successfully refreshed from Google Patents.
← Back to Patent Explorer
EP0505751A2 Expired / Lapsed EP ⏱️ 0.0 years remaining

Logarithmic amplification circuit

Assignee: NEC Electronics Corp
•
Filing: 1992-02-25
•
Granted: —
•
Expires: 2012-02-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A logarithmic amplification circuit is provided which comprises a differential amplifier (A1...An), a full-wave rectifier (BO...Bn) including two half-wave rectifiers connected so as to have their input signals reverse in phase to each other and respectively receiving an input signal and output signal of said differential amplifier, and an adder (ADD) for adding the output signals of said full-wave rectifier. It is preferable that each of the half-wave rectifiers forming said full-wave rectifier (BO...Bn) includes a differential transistor pair only one transistor of which has an emitter resistor. In this case, two sets of differential transistor pairs of said two half-wave rectifiers are arranged so that the transistors each having an emitter resistor have their collectors connected with each other, the transistors not having an emitter resistor have their collectors connected with each other, one of an output signal and input signal of said differential amplifier is applied to the base of one of the transistors each having an emitter resistor and one of the transistors each not having an emitter resistor, the other of an output signal and input signal of said differential amplifier is applied to the base of the other of the transistors each having an emitter resistor and the other of the transistors each not having an emitter resistor, and the transistors of each pair are connected respectively to constant current sources. In the preferred embodiments of this invention, said differential amplifier (A1...An) is provided plurally in a series connection and the input signals or output signals of these plural differential amplifiers are inputted to a plurality of rectifiers (BO...Bn) in a respective manner.

Inventors

  • 👤 Katsuji Kimura

Bibliographic Details

Application Number —
Jurisdiction EP
Data Source google_patents
Last Synchronized 2026-10-30 14:19
CPC Classifications
H; H03; H03G; H03G7/00; H03G7/001; H03G7/06

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 55 words
A logarithmic amplification circuit comprising: a differential amplifier; a full-wave rectifier including two half-wave rectifiers connected so as to have their input signals inverse in phase to each other and respectively receiving an input signal and an output signal of said differential amplifier; and an adder for adding the output signals of said full-wave rectifier.
Claim 2
Dependent Claim 55 words
A logarithmic amplification circuit comprising: a differential amplifier; a full-wave rectifier including two half-wave rectifiers connected so as to have their input signals inverse in phase to each other and respectively receiving an input signal and an output signal of said differential amplifier; and an adder for adding the output signals of said full-wave rectifier.
Claim 3
Dependent Claim 30 words
A logarithmic amplification circuit as claimed in claim 1, wherein each of said two half-wave rectifiers includes a differential transistor pair only one transistor of which has an emitter resistor.
Claim 4
Dependent Claim 147 words
A logarithmic amplification circuit as claimed in claim 2, wherein said two sets of differential transistor pair are arranged so that the transistors each having an emitter resistor have their collectors connected with each other, the transistors each not having an emitter resistor have their collectors connected with each other, one of an output signal and an input signal of said differential amplifier is applied to the base of one of the transistors each having an emitter resistor and one of the transistors each not having an emitter resistor, the other of an output signal and an input signal of said differential amplifier is applied to the base of the other of the transistors each having an emitter resistor and the other of the transistors each not having an emitter resistor, and the transistors of each pair are connected to constant current source in a respective manner.
Claim 5
Dependent Claim 22 words
A logarithmic amplification circuit as claimed in any of claims 1 to 3, wherein said full-wave rectifier comprises a logarithmic full-wave rectifier.
Claim 6
Dependent Claim 97 words
A logarithmic amplification circuit as claimed in claim 4, wherein said logarithmic full-wave rectifier comprises a plurality of full-wave rectifiers each including two sets of differential transistor pair only one transistor of which has an emitter resistor and constant current sources for supplying electric currents to said two sets of differential transistor pair in a respective manner, wherein said plurality of full-wave rectifiers are different in the product of a resistance value of said emitter resistor and a current value of each of said constant current sources from each other and connected in parallel to each other.
Claim 7
Dependent Claim 99 words
A logarithmic amplification circuit comprising: n differential amplifiers ( n is an integer of two or more) connected in series to each other; (n + 1) full-wave rectifiers each including two half-wave rectifiers whose input signals are inverse in phase to each other, wherein a first one of said (n + 1) full-wave rectifiers receives an input signal to a first one of said n differential amplifiers and the other full-wave rectifiers receive output signals from said n differential amplifiers in a respective manner; and an adder for adding the output signals from said (n + 1) full-wave rectifiers.
Claim 8
Dependent Claim 99 words
A logarithmic amplification circuit comprising: n differential amplifiers ( n is an integer of two or more) connected in series to each other; (n + 1) full-wave rectifiers each including two half-wave rectifiers whose input signals are inverse in phase to each other, wherein a first one of said (n + 1) full-wave rectifiers receives an input signal to a first one of said n differential amplifiers and the other full-wave rectifiers receive output signals from said n differential amplifiers in a respective manner; and an adder for adding the output signals from said (n + 1) full-wave rectifiers.
Claim 9
Dependent Claim 29 words
A logarithmic amplification circuit as claimed in claim 6, wherein said half - wave rectifier includes a differential transistor pair only one transistor of which has an emitter resistor.
Claim 10
Dependent Claim 152 words
A logarithmic amplification circuit as claimed in claim 7, wherein said two sets of differential transistor pair are arranged so that the transistors each having an emitter resistor have their collectors connected with each other, the transistors each not having an emitter resistor have their collectors connected with each other, one of an output signal and an input signal of each of said n differential amplifiers is applied to the base of one of the transistors each having an emitter resistor and one of the transistors not having an emitter resistor, the other of an output signal and an input signal of each of said n differential amplifiers is applied to the base of the other of the transistors each having an emitter resistor and the other of the transistors each not having an emitter resistor, and the transistors of each pair are connected to constant current sources in a respective manner.
Claim 11
Dependent Claim 22 words
A logarithmic amplification circuit as claimed in any of claims 6 to 8, wherein said full-wave rectifier comprises a logarithmic full-wave rectifier.
Claim 12
Dependent Claim 96 words
A logarithmic amplification circuit as claimed in claim 9, wherein said logarithmic full-wave rectifier comprises a plurality of full-wave rectifiers each including two sets of differential transistor pair only one transistor of which has an emitter resistor and constant current sources for supplying electric currents to said two sets of differential transistor pair in a respective manner, wherein said plurality of full-wave rectifiers are different in the product of resistance value of said emitter resistor and a current value of each of said constant current sources from each other and connected in parallel to each other.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag