Patent JPS6076141A successfully refreshed from Google Patents.
← Back to Patent Explorer
JPS6076141A Expired / Lapsed JP ⏱️ 0.0 years remaining

Integrated logic circuit

Assignee: NEC Corp
•
Filing: 1983-10-03
•
Granted: —
•
Expires: 2003-10-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PURPOSE:To realize the simplification of the individual process by a method wherein the connection of between plural logic circuits is carried out through a first common wiring system and a second proper wiring system of derivative kind peculiarity and the first wiring system is used as the bidirectional base wiring. CONSTITUTION:A wiring of part (a) is mainly used as a bidirectional base wiring which is able to receives and sends a signal between plural logic circuits. (b) is a logic circuit part with plural function block in a integrated circuit composed of the master slice method, and its input and output part is simply composed of an input and output buffer, a 3-state and a bidirectional buffer etc. (c) is a wiring system to connect derivative kind peculiarities between the logic circuit part (b) which contains plural function blocks and the bus type wiring system (a), and is used as normal wiring, which propagate a signal to the single direction, or bidirectional wiring, according to the character of a terminal of the logic circuit (b).

Inventors

  • 👤 Hideharu Ozaki
  • 👤 尾崎 英晴

Bibliographic Details

Application Number —
Jurisdiction JP
Data Source google_patents
Last Synchronized 2026-10-31 12:31
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/211

Claims Analysis

Total Claims: 0
No claims parsed yet. Click Sync Now above to re-index claims from Google Patents.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Maintenance schedule is calculated for granted US utility patents.

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag