Patent US3299290A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3299290A Expired / Lapsed US ⏱️ 0.0 years remaining

Two terminal storage circuit employing single transistor and diode combination

Assignee: HP Inc
•
Filing: 1964-02-17
•
Granted: 1967-01-17
•
Expires: 1984-02-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

No abstract record available.

Inventors

  • 👤 John L Moll

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 21:10
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/33

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 152 words
A SIGNAL CIRCUIT COMPRISING: FIRST AND SECOND TERMINALS; A TRANSISTOR HAVING COLLECTOR, BASE, AND EMITTER REGIONS: FIRST CIRCUIT MEANS INCLUDING A FIRST DIODE AND CONNECTING SAID COLLECTOR AND BASE REGIONS AND SAID FIRST DIODE INTERMEDIATE TO SAID FIRST AND SECOND TERMINALS FOR FORMING A UNDIRECTIONAL CHARGING PATH INCLUDING SAID COLLECTOR AND BASE REGIONS AND SAID FIRST DIODE, SAID FIRST DIODE BEING CONNECTED INTERMEDIATE TO SAID BASE REGION AND TO SAID FIRST TERMINAL AND BEING POLED IN A DIRECTION DETERMINED BY THE CONDUCTIVITY TYPE OF SAID BASE REGION; SECOND CIRCUIT MEANS INCLUDING A SECOND DIODE AND CONNECTING SAID SECOND DIODE AND SAID EMITTER, BASE, AND COLLECTOR REGIONS INTERMEDIATE TO SAID FIRST AND SECOND TERMINALS FOR FORMING A UNIDIRECTIONAL DISCHARGING PATH INCLUDING SAID SECOND DIODE AND SAID EMITTER, BASE, AND COLLECTOR REGIONS, SAID SECOND DIODE BEING CONNECTED INTERMEDIATE TO SAID EMITTER REGION AND TO A POINT BETWEEN SAID FIRST DIODE AND SAID FIRST TERMINAL
Claim 2
Dependent Claim 152 words
A SIGNAL CIRCUIT COMPRISING: FIRST AND SECOND TERMINALS; A TRANSISTOR HAVING COLLECTOR, BASE, AND EMITTER REGIONS: FIRST CIRCUIT MEANS INCLUDING A FIRST DIODE AND CONNECTING SAID COLLECTOR AND BASE REGIONS AND SAID FIRST DIODE INTERMEDIATE TO SAID FIRST AND SECOND TERMINALS FOR FORMING A UNDIRECTIONAL CHARGING PATH INCLUDING SAID COLLECTOR AND BASE REGIONS AND SAID FIRST DIODE, SAID FIRST DIODE BEING CONNECTED INTERMEDIATE TO SAID BASE REGION AND TO SAID FIRST TERMINAL AND BEING POLED IN A DIRECTION DETERMINED BY THE CONDUCTIVITY TYPE OF SAID BASE REGION; SECOND CIRCUIT MEANS INCLUDING A SECOND DIODE AND CONNECTING SAID SECOND DIODE AND SAID EMITTER, BASE, AND COLLECTOR REGIONS INTERMEDIATE TO SAID FIRST AND SECOND TERMINALS FOR FORMING A UNIDIRECTIONAL DISCHARGING PATH INCLUDING SAID SECOND DIODE AND SAID EMITTER, BASE, AND COLLECTOR REGIONS, SAID SECOND DIODE BEING CONNECTED INTERMEDIATE TO SAID EMITTER REGION AND TO A POINT BETWEEN SAID FIRST DIODE AND SAID FIRST TERMINAL

References Cited (Backward Citations)

US2913600A Cited
US3144563A Cited
US3200343A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1970-01-16 1970-07-18 1971-01-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1974-01-16 1974-07-18 1975-01-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1978-01-16 1978-07-18 1979-01-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag