Patent US3579110A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3579110A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital data condensation system

Assignee: Individual
•
Filing: 1968-09-20
•
Granted: 1971-05-18
•
Expires: 1988-09-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital data condensation system for simultaneously transmitting and receiving a plurality of digital data signals on a bandwidth which normally accommodates only one such signal by sequentially converting the intelligence of a plurality of binary codes into a plurality of fixed frequencies and phases; transmitting a carrier frequency modulated by the plurality of fixed frequencies and phases; receiving and detecting the fixed frequencies and phases; reconverting the fixed frequencies and phases into binary intelligence by comparing the received fixed frequencies and phases with fixed frequencies and phases synchronously generated in the receiver and reading out of original binary intelligence.

Inventors

  • 👤 Erwin J Hauber

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 22:19
CPC Classifications
H; H04; H04L; H04L5/00; H04L5/02

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 257 words
A digital data condensation system for simultaneously transmitting and receiving a plurality of digital data signals comprising: sequential switching means having a plurality of inputs adapted for coupling to a plurality of binary coded signals, said sequential switching means having an output; a plurality of binary coded gating means corresponding to input signals each having an input coupled to said sequential switching means output; a plurality of fixed frequency oscillators discretely separated in frequency, each having an inhibit input coupled to an output of a different one of said binary coded gating means; a plurality of phase shift networks each having an input coupled to an output of a different one of said plurality of fixed frequency oscillators, each of said phase shaft networks having a plurality of outputs having a discrete phase relationship with any input thereof; a second plurality of binary coded gating means each having a first input coupled to a separate one of said phase shift networks outputs and having a second input coupled to an output of said sequential switching means; transmitting means coupled for modulation thereof to all of the outputs of said second plurality of binary coded gating means; receiving means for receiving transmissions of said transmitting means, said receiving means having an output; and second converting means coupled to the output of said receiving means, said second converting means operable for converting periodic signal outputs of said receiving means to a plurality of binary coded signals having a code dependent upon the frequency and phase of said periodic signals.
Claim 2
Dependent Claim 257 words
A digital data condensation system for simultaneously transmitting and receiving a plurality of digital data signals comprising: sequential switching means having a plurality of inputs adapted for coupling to a plurality of binary coded signals, said sequential switching means having an output; a plurality of binary coded gating means corresponding to input signals each having an input coupled to said sequential switching means output; a plurality of fixed frequency oscillators discretely separated in frequency, each having an inhibit input coupled to an output of a different one of said binary coded gating means; a plurality of phase shift networks each having an input coupled to an output of a different one of said plurality of fixed frequency oscillators, each of said phase shaft networks having a plurality of outputs having a discrete phase relationship with any input thereof; a second plurality of binary coded gating means each having a first input coupled to a separate one of said phase shift networks outputs and having a second input coupled to an output of said sequential switching means; transmitting means coupled for modulation thereof to all of the outputs of said second plurality of binary coded gating means; receiving means for receiving transmissions of said transmitting means, said receiving means having an output; and second converting means coupled to the output of said receiving means, said second converting means operable for converting periodic signal outputs of said receiving means to a plurality of binary coded signals having a code dependent upon the frequency and phase of said periodic signals.
Claim 3
Dependent Claim 297 words
The digital data condensation system of claim 1 wherein said second converting means comprises: first pulse generating means coupled to the output of said receiving means; a plurality of coincidence means each having one input coupled to the output of said first pulse geNerating means; a second plurality of fixed frequency oscillators; a second pulse generating means having an output coupled to an inhibit input of a second plurality of fixed frequency oscillators, said second plurality of fixed frequency oscillators having frequencies identical to the frequencies of the first plurality of fixed frequency oscillators; synchronizing means coupled to said second pulse generating means for synchronizing said second pulse generating means with said first sequential switching means; a second plurality of phase shift networks substantially identical to the plurality of phase shift networks each having an input connected to an output of a separate one of said second plurality of fixed frequency oscillators, each of said plurality of phase shift networks having a plurality of outputs having a discrete phase relationship with an input thereof; a plurality of pulse generators each having an input coupled to a separate one of said phase shift network outputs, the outputs of said second plurality of pulse generators each coupled to a separate second input of said plurality of coincidence means; each of said coincidence means having an output coupled to an input of a separate integrating level detecting means; each of said separate integrating level detecting means coupled to a binary code generator; and the output of each of said binary code generators coupled to a separate input of a second sequential switching means, said second sequential switching means being coupled to said synchronizing means for reading out said binary codes in an identical sequence as said first sequential switching means.
Claim 4
Dependent Claim 296 words
The digital data condensation system of claim 1 wherein said second converting means comprises: first pulse generating means coupled to the output of the said receiving means; a plurality of coincidence means each having one input coupled to the output of said first pulse generating means; a second plurality of fixed frequency oscillators; a second pulse generating means having an output coupled to an inhibit input of a plurality of fixed frequency oscillators, said plurality of fixed frequency oscillators having frequencies identical to the frequencies of the first plurality of fixed frequency oscillators; synchronizing means coupled to said second pulse generating means for synchronizing said second pulse generating means with said first sequential switching means; a second plurality of phase shift networks substantially identical to the plurality of phase shift networks each having an input connected to an output of a separate one of said second plurality of fixed frequency oscillators, each of said plurality of phase shift networks having a plurality of outputs having a discrete phase relationship with an input thereof; a plurality of pulse generators each having an input coupled to a separate one of said phase shift network outputs, the outputs of said second plurality of pulse generators each coupled to a separate second input of said plurality of coincidence means; each of said coincidence means having an output coupled to an input of a separate integrating level detecting means; each of said separate integrating level detecting means coupled to a binary code generator; and the output of each of said binary code generators coupled to a separate input of a second sequential switching means, said second sequential switching means being coupled to said synchronizing means for reading out said binary codes in an identical sequence as said first sequential switching means.
Claim 5
Dependent Claim 193 words
A converter system for converting a plurality of binary coded signals into a plurality of periodic signals having a frequency and phase dependent upon the individual binary codes of the plurality of binary coded signals comprising: a sequential switching means having a plurality of inputs adapted for coupling to a plurality of binary coded signals, said sequential switching means haviNg an output; a plurality of binary coded gating means each having an input coupled to said sequential switching means output; a plurality of fixed frequency oscillators discretely separated in frequency each having an inhibit input coupled to an output of a different one of said binary coded gating means; a plurality of phase shift networks each having an input coupled to an output of a different one of said plurality of fixed frequency oscillators, each of said phase shift networks having a plurality of outputs having a discrete phase relationship with an input thereof; and a second plurality of binary coded gating means each having a first input coupled to a separate one of said phase shift networks outputs and having a second input coupled to an output of said sequential switching means.
Claim 6
Dependent Claim 193 words
A converter system for converting a plurality of binary coded signals into a plurality of periodic signals having a frequency and phase dependent upon the individual binary codes of the plurality of binary coded signals comprising: a sequential switching means having a plurality of inputs adapted for coupling to a plurality of binary coded signals, said sequential switching means haviNg an output; a plurality of binary coded gating means each having an input coupled to said sequential switching means output; a plurality of fixed frequency oscillators discretely separated in frequency each having an inhibit input coupled to an output of a different one of said binary coded gating means; a plurality of phase shift networks each having an input coupled to an output of a different one of said plurality of fixed frequency oscillators, each of said phase shift networks having a plurality of outputs having a discrete phase relationship with an input thereof; and a second plurality of binary coded gating means each having a first input coupled to a separate one of said phase shift networks outputs and having a second input coupled to an output of said sequential switching means.

References Cited (Backward Citations)

US2977417A Cited
US3038029A Cited
US3128343A Cited
US3409831A Cited
US3479457A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1974-05-17 1974-11-16 1975-05-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1978-05-17 1978-11-16 1979-05-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1982-05-17 1982-11-16 1983-05-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag