Patent US3636467A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3636467A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency synthesizer with numerically controlled scanning voltage

Assignee: Alcatel CIT SA
•
Filing: 1969-03-13
•
Granted: 1972-01-18
•
Expires: 1989-03-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Frequency synthesizer utilizing harmonic counting in which a designated indication of the desired frequency determines the steps of control voltage to be applied by means of a stepped voltage generator to the variable oscillator in control thereof in such a way that its frequency is advanced to the capture range of a phase discriminator providing fine control.

Inventors

  • 👤 Lucien Babany
  • 👤 Antoine Poussin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-25 21:30
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/183; H03L7/187; H03L7/189

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 250 words
A frequency synthesizer including: a variable frequency oscillator providing an output frequency; scanning means for continuously applying a control signal to said variable frequency oscillator including means for varying said control signal so as to vary the frequency of said oscillator in steps, said scanning means comprising a step voltage generator and a clock pulse generator: a modulation and filter assembly connected to receive said output frequency from said oscillator; generator means providing a spectrum of harmonics of a high stability reference frequency connected to said modulation and filter assembly to provide beats between said output frequency and said harmonics; a counter connected to the output of said modulation and filter assembly to receive and store a quantity significant of the number of times a preselected value of beat frequency occurs in the modulation and filter assembly indicative of the number of coincidences between said output frequency of said variable oscillator and successive harmonics of the spectrum; coincidence circuit means connected to the output of said counter to compare the quantity stored in the counter with a second qUantity significant of the desired output frequency of the oscillator; and control means extending from said coincidence circuit to said scanning means for inhibiting said means for varying said control signal to thereby prevent further scanning when the two quantities compared in said coincidence circuit means have a predetermined relationship, said control means including an ANDgate connected to transmit the clock pulses from the clock pulse generator to the step voltage generator.
Claim 2
Dependent Claim 250 words
A frequency synthesizer including: a variable frequency oscillator providing an output frequency; scanning means for continuously applying a control signal to said variable frequency oscillator including means for varying said control signal so as to vary the frequency of said oscillator in steps, said scanning means comprising a step voltage generator and a clock pulse generator: a modulation and filter assembly connected to receive said output frequency from said oscillator; generator means providing a spectrum of harmonics of a high stability reference frequency connected to said modulation and filter assembly to provide beats between said output frequency and said harmonics; a counter connected to the output of said modulation and filter assembly to receive and store a quantity significant of the number of times a preselected value of beat frequency occurs in the modulation and filter assembly indicative of the number of coincidences between said output frequency of said variable oscillator and successive harmonics of the spectrum; coincidence circuit means connected to the output of said counter to compare the quantity stored in the counter with a second qUantity significant of the desired output frequency of the oscillator; and control means extending from said coincidence circuit to said scanning means for inhibiting said means for varying said control signal to thereby prevent further scanning when the two quantities compared in said coincidence circuit means have a predetermined relationship, said control means including an ANDgate connected to transmit the clock pulses from the clock pulse generator to the step voltage generator.
Claim 3
Dependent Claim 41 words
A frequency synthesizer as claimed in claim 1, in which said coincidence circuit means includes coincidence register means responsive to coincidence of the quantities compared for generating an inhibit signal to prevent further transmission of clock pulses through said AND gate.
Claim 4
Dependent Claim 77 words
A frequency synthesizer as claimed in claim 1, including a stable oscillator and a phase discriminator connected to said stable oscillator to receive the high stability reference frequency therefrom and connected to said modulation and filtering arrangement to receive a preselected beat frequency of a beat between the output frequency of said variable oscillator and one of the harmonics of said spectrum, and having its output connected to apply a synchronization voltage to the variable frequency oscillator.
Claim 5
Dependent Claim 44 words
A frequency synthesizer as claimed in claim 3, in which the variable frequency oscillator includes a single variable capacitance diode connected to receive a signal representing the sum of a scanning voltage from said scanning means and said synchronization voltage from said phase discriminator.
Claim 6
Dependent Claim 79 words
A frequency synthesizer as claimed in claim 2 wherein said coincidence register means includes a settable control unit providing a signal representing a frequency value and a coincidence circuit having first and second inputs and providing said inhibit signal at an output upon detection of coincidence between the signals received at said first and second inputs, said settable control unit being connected to said first input and said counter being connected to said second input of said coincidence circuit.

References Cited (Backward Citations)

No citation records indexed.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1975-01-17 1975-07-19 1976-01-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1979-01-17 1979-07-19 1980-01-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1983-01-17 1983-07-19 1984-01-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag