Patent US3824548A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3824548A Expired / Lapsed US ⏱️ 0.0 years remaining

Satellite communications link monitor

Assignee: United States Department of the Navy
•
Filing: 1973-01-15
•
Granted: 1974-07-16
•
Expires: 1993-01-15
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In satellite relay communication systems, apparatus for automatically measuring and indicating in real time, the absolute bit error rate introduced in a transmitted bit stream by the data link. In an exclusive test mode, a selectively predetermined random or fixed code sequence is transmitted over the link. At a receiver site, the identical, reference code sequence is generated for comparison, on a bit-by-bit basis, with the transmitted sequence after bit and code synchronization are completed.

Inventors

  • 👤 D Sullivan
  • 👤 J Pohl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-24 15:11
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/24; H04L1/242

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 342 words
Automatic apparatus for measuring in real time, bit error rate of digital communication links and comprising: at a transmitter station, bit stream generator means for transmitting a bit stream comprising a selectively predetermined baseband first code sequence; digital communication link means for transmitting said bit stream to receiver stations; at a receiver station, means for receiving said bit stream from said digital link; bit error rate monitor means connected to said receiver means and comprising, bit phase lock loop means for automatically and sequentially acquiring bit synchronization of said received bit stream by locking directly to the bit phase thereof and for phase tracking variations in timing due to transmission thereof over said digital link to provide timing signals substantially in phase with said received bit stream; decoder means connected to the output of said receiver means for decoding said incoming bit stream to provide a code synchronization output; local bit stream generator means connected to the output of said loop means and to the output of said decoder means and being responsive thereto to produce a reference code sequence substantially identical to said first code sequence and in bit and code synchronism therewith before transmission thereof over said digital link; bit comparison means connected to the output of said receiver means and to the error pulse of said reference bit stream generator means to compare on a bit-by-bit basis said received bit stream with respect to said local code sequence to produce an output if a difference is sensed; counter means connected to the output of said comparison means; time base generator means for providing a selectively predetermined time base comprising a fixed number of bits to said counter means whereby the output of said counter means comprises the ratio of error pulses to said number of bits. storage means connected to the output of said counter means for storing the contents thereof each time base; and display means connected to the output of said storage means for displaying the contents thereof and comprising bit error rate of said bit stream.
Claim 2
Dependent Claim 342 words
Automatic apparatus for measuring in real time, bit error rate of digital communication links and comprising: at a transmitter station, bit stream generator means for transmitting a bit stream comprising a selectively predetermined baseband first code sequence; digital communication link means for transmitting said bit stream to receiver stations; at a receiver station, means for receiving said bit stream from said digital link; bit error rate monitor means connected to said receiver means and comprising, bit phase lock loop means for automatically and sequentially acquiring bit synchronization of said received bit stream by locking directly to the bit phase thereof and for phase tracking variations in timing due to transmission thereof over said digital link to provide timing signals substantially in phase with said received bit stream; decoder means connected to the output of said receiver means for decoding said incoming bit stream to provide a code synchronization output; local bit stream generator means connected to the output of said loop means and to the output of said decoder means and being responsive thereto to produce a reference code sequence substantially identical to said first code sequence and in bit and code synchronism therewith before transmission thereof over said digital link; bit comparison means connected to the output of said receiver means and to the error pulse of said reference bit stream generator means to compare on a bit-by-bit basis said received bit stream with respect to said local code sequence to produce an output if a difference is sensed; counter means connected to the output of said comparison means; time base generator means for providing a selectively predetermined time base comprising a fixed number of bits to said counter means whereby the output of said counter means comprises the ratio of error pulses to said number of bits. storage means connected to the output of said counter means for storing the contents thereof each time base; and display means connected to the output of said storage means for displaying the contents thereof and comprising bit error rate of said bit stream.
Claim 3
Dependent Claim 14 words
The apparatus of claim 1 wherein said decoder means comprises a logical shift register.
Claim 4
Dependent Claim 22 words
The apparatus of claim 1 wherein said bit phase lock loop means includes tracking memory means for retaining phase during transmission fades.
Claim 5
Dependent Claim 14 words
The apparatus of claim 3 wherein said tracking memory means comprises an up-down counter.

References Cited (Backward Citations)

US3057972A Cited
US3315228A Cited
US3371165A Cited
US3496536A Cited
US3562710A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-07-15 1978-01-14 1978-07-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-07-15 1982-01-14 1982-07-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-07-15 1986-01-14 1986-07-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag