Patent US3852644A successfully refreshed from Google Patents.
← Back to Patent Explorer
US3852644A Expired / Lapsed US ⏱️ 0.0 years remaining

Printed wiring circuit guard ring

Assignee: Lanteris Space LLC
•
Filing: 1973-06-22
•
Granted: 1974-12-03
•
Expires: 1993-06-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract When a conventional printed wiring board is subjected to a harsh environment, leakage can develop between adjacent conductors over a period of time. If high impedance circuits are employed on the board, such leakage can adversely affect circuit performance. The effect of such leakage can be minimized if the circuit layout is so arranged that potentially troublesome leakage occurs only to elements that operate at comparable operating potentials. In one embodiment of the invention, a circuit is shown having a high impedance point on a printed wiring board intended for an automotive application. The high impedance wiring conductor is completely surrounded by a metal conductor that is connected to a potential point in the circuit that approximates the potential at which the high impedance point will operate. When the automotive environment results in surface leakage, there will be very little change in the operational character of the high impedance circuit.

Inventors

  • 👤 H Seidler
  • 👤 J Walker

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 18:27
CPC Classifications
H; H05; H05K; H05K1/00; H05K1/02; H05K1/0213; H05K1/0254; H05K1/0256; H05K1/0262; H05K1/0216; H05K1/0218; H05K1/0219; H05K2201/00; H05K2201/09; H05K2201/09209; H05K2201/09654; H05K2201/09781

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 114 words
A printed wiring circuit board for mounting a group of electronic components and interconnecting said components to form an electronic circuit, said board comprising: an insulating substrate, an array of conductors disposed on said substrate, said array being contoured to complete the interconnections between said components to achieve said circuit, a first conductor in said array interconnecting elements of said components to form a point operating at an impedance that is high relative to the impedance normally encountered at other points in said circuit, and a second conductor in said array adjacent to and surrounding said first conductor, said second conductor being connected to a source of potential approximating the potential at said point.
Claim 2
Dependent Claim 114 words
A printed wiring circuit board for mounting a group of electronic components and interconnecting said components to form an electronic circuit, said board comprising: an insulating substrate, an array of conductors disposed on said substrate, said array being contoured to complete the interconnections between said components to achieve said circuit, a first conductor in said array interconnecting elements of said components to form a point operating at an impedance that is high relative to the impedance normally encountered at other points in said circuit, and a second conductor in said array adjacent to and surrounding said first conductor, said second conductor being connected to a source of potential approximating the potential at said point.
Claim 3
Dependent Claim 22 words
The device of claim 1 wherein said second conductor is additionally employed as an interconnecting element in the remainder of said array.

References Cited (Backward Citations)

US3387208A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1977-12-02 1978-06-03 1978-12-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1981-12-02 1982-06-03 1982-12-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1985-12-02 1986-06-03 1986-12-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag