Patent US3969582A successfully refreshed from Google Patents.
US3969582A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System for automatic synchronization of blocks transmitting a series of bits
Assignee: DE STAAT DER NEDERLANDEN TE DEZEN VERTEGENWOORDIGD DOOR DE DIRECTEUR-GENERAAL DER POSTERIJEN TELEGRAFIE EN TELEFONIE
•
Filing: 1974-12-20
•
Granted: 1976-07-13
•
Expires: 1994-12-20
Abstract
Abstract System for transmitting a series of bits with an indefinite length by transmitting and receiving between two stations parts of the series in balanced blocks and maintaining automatic synchronization of said blocks by generation of two types of similar framing blocks recognizable by a special signal in a fixed place in each framing block. These framing blocks also include the code number of the channel then to be transmitted. One type of framing block is generated when a loss of phase is detected in said bits at one station, which one type of framing block is continuously transmitted to the other station whereupon receipt thereof causes the generation of the other type of framing block at the other station. This other type of framing block then is continuously transmitted back to said one station, until it is detected at said one station indicating that reframing or synchronization has occurred, so traffic or information blocks can be and are resent again from said one station. Similarly, upon receipt of information blocks again at the other station from said one station, said other station restarts transmission of its information blocks.
Inventors
- 👤 Hendrik Cornelis Anthony Van Duuren
- 👤 Herman DA Silva
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 10:47
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/04; H04L7/10; H04L1/00; H04L1/24; H04L1/245; H04L7/0054; H04L7/0066; H04L7/041
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
212 words
In a system for transmitting and receiving a continuous series of binary information bits of an indefinite length between two stations, wherein said series is divided into balanced blocks of a predetermined number of bits, the improvement comprising automatically maintaining synchronism of said blocks of signals communicated between said stations, comprising: A. detecting an out-of-balance in the bits in said blocks received at one station, B. generating and transmitting one special balanced framing block of bits at said one station in response to said out-of-balance detection, said special framing block having bits in specific locations therein for its identification and synchronization, C. receiving and detecting at the other station said one special framing block signal, D. generating and transmitting at said other station another special framing block of bits in response to the detection of said one special framing block, E. receiving and detecting said other special framing block at said one station indicating the reestablishment of synchronism, F. switching from transmission of one special framing block to information blocks at said one station on receipt of said other framing block, and G. switching from transmission of said other framing blocks to information blocks at said other station when said information blocks from said one station are received at said other station.
Claim 2
Dependent Claim
212 words
In a system for transmitting and receiving a continuous series of binary information bits of an indefinite length between two stations, wherein said series is divided into balanced blocks of a predetermined number of bits, the improvement comprising automatically maintaining synchronism of said blocks of signals communicated between said stations, comprising: A. detecting an out-of-balance in the bits in said blocks received at one station, B. generating and transmitting one special balanced framing block of bits at said one station in response to said out-of-balance detection, said special framing block having bits in specific locations therein for its identification and synchronization, C. receiving and detecting at the other station said one special framing block signal, D. generating and transmitting at said other station another special framing block of bits in response to the detection of said one special framing block, E. receiving and detecting said other special framing block at said one station indicating the reestablishment of synchronism, F. switching from transmission of one special framing block to information blocks at said one station on receipt of said other framing block, and G. switching from transmission of said other framing blocks to information blocks at said other station when said information blocks from said one station are received at said other station.
Claim 3
Dependent Claim
15 words
A system according to claim 1 wherein each of said blocks comprising 32 binary bits.
Claim 4
Dependent Claim
22 words
A system according to claim 1 wherein two of the bits in said framing blocks are given special locations in said blocks.
Claim 5
Dependent Claim
23 words
A system according to claim 1 wherein inversion of said two bits indicates the difference between said one and said other framing blocks.
Claim 6
Dependent Claim
19 words
A system according to claim 1 wherein said framing block contains a special signal of bits indicating synchronization required.
Claim 7
Dependent Claim
25 words
A system according to claim 1 wherein said framing blocks include a signal indicating the number of the channel being communicated when synchronization was requested.
Claim 8
Dependent Claim
42 words
A system according to claim 6 wherein said signal indicating the number of the channel comprises the same signal in odd and even numbered bits in said framing blocks, but said even buts are of opposite polarity to their corresponding odd bits.
Claim 9
Dependent Claim
27 words
A system according to claim 1 wherein said special signal in said framing blocks is bracketed by two opposite polarity bits indicating said special location for synchronization.
Claim 10
Independent Claim
141 words
A system for transmitting and receiving a continuous series of binary bits of indefinite length between two stations, wherein said series is divided into balanced blocks of a predetermined number of bits, the improvement comprising means for automatically maintaining synchronization of said blocks of signals communicated between said stations, each station comprising: A. means for detecting an out-of-balance in the blocks received, B. shift register means for generating one special framing block in response to an out-of-balance detection by said detecting means, C. receiving means for detecting special framing block signals, D. shift register means for generating another special framing block in response to the receipt of said one special framing block, E. switching means for transmitting said one special framing block signal until said other framing block is received, and then retransmitting information blocks indicating that synchronization has been reestablished.
Claim 11
Independent Claim
141 words
A system for transmitting and receiving a continuous series of binary bits of indefinite length between two stations, wherein said series is divided into balanced blocks of a predetermined number of bits, the improvement comprising means for automatically maintaining synchronization of said blocks of signals communicated between said stations, each station comprising: A. means for detecting an out-of-balance in the blocks received, B. shift register means for generating one special framing block in response to an out-of-balance detection by said detecting means, C. receiving means for detecting special framing block signals, D. shift register means for generating another special framing block in response to the receipt of said one special framing block, E. switching means for transmitting said one special framing block signal until said other framing block is received, and then retransmitting information blocks indicating that synchronization has been reestablished.
Claim 12
Dependent Claim
44 words
A system according to claim 9 wherein said shift register means comprise a first shift register for generating a special service signal and a second shift register for generating a signal for the number of the channel being communicated when the synchronization was requested.
Claim 13
Dependent Claim
21 words
A system according to claim 10 including a clock and a divider circuit for controlling said first and second shift registers.
Claim 14
Dependent Claim
14 words
A system according to claim 10 including means for re-setting said second shift register.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1979-07-13 | 1980-01-12 | 1980-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1983-07-13 | 1984-01-12 | 1984-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1987-07-13 | 1988-01-12 | 1988-07-13 | $7700.00 | Window Closed / Lapsed |