Patent US4045662A successfully refreshed from Google Patents.
US4045662A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Self testing monitoring apparatus for multiplexed digital input signals
Assignee: Bendix Corp
•
Filing: 1976-03-29
•
Granted: 1977-08-30
•
Expires: 1996-03-29
Abstract
Abstract Apparatus for monitoring the validity of multiplexed digital input address and data signals includes self monitoring characteristics whereby an internal failure will cause an invalid output signal to be provided by the monitoring apparatus.
Inventors
- 👤 Joseph T. Scopaz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 05:41
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751; G01; G01R; G01R31/00; G01R31/005; G01R31/008; G08; G08C; G08C25/00
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
123 words
A monitor for monitoring a digital address signal and corresponding data signal, comprising: means for providing a data parity signal; means for providing a signal indicating a valid address transmission; means for providing a signal corresponding to a predetermined bit of the data signal; means for providing the address signal; means for providing a data clock signal; means for combining the data parity, valid address transmission, predetermined data bit and address signals and for providing a first signal; means for providing a signal at a predetermined constant level; means responsive to the data clock signal and the signal at the predetermined constant level for providing a second signal; and means responsive to the first and second signals for providing a monitor output signal.
Claim 2
Dependent Claim
123 words
A monitor for monitoring a digital address signal and corresponding data signal, comprising: means for providing a data parity signal; means for providing a signal indicating a valid address transmission; means for providing a signal corresponding to a predetermined bit of the data signal; means for providing the address signal; means for providing a data clock signal; means for combining the data parity, valid address transmission, predetermined data bit and address signals and for providing a first signal; means for providing a signal at a predetermined constant level; means responsive to the data clock signal and the signal at the predetermined constant level for providing a second signal; and means responsive to the first and second signals for providing a monitor output signal.
Claim 3
Dependent Claim
73 words
A monitor as described by claim 1, wherein the means for combining the data parity, valid address transmission, predetermined data bit and address signals, and for providing a first signal includes: first means for combining the data parity and valid address transmission signals; second means for combining the predetermined data bit and address signals; and third means for combining the combined signals from the first and second means to provide the first signal.
Claim 4
Dependent Claim
61 words
A monitor as described by claim 2, wherein the means responsive to the data clock signals and a signal at a predetermined constant level for providing a second signal includes: fourth means for combining the data clock signal and the predetermined constant level signal; and fifth means responsive to the combined signal from the fourth means for providing the second signal.
Claim 5
Dependent Claim
47 words
A monitor as described by claim 2, wherein the means responsive to the first and second signals for providing a monitor output signal includes: sixth means for combining the first and second signals; and seventh means responsive to the sixth signal for providing the monitor output signal.
Claim 6
Dependent Claim
33 words
A monitor as described by claim 2, wherein: the first means is an inverting AND gate; the second means is an inverting AND gate; and the third means is an inverting OR gate.
Claim 7
Dependent Claim
35 words
A monitor as described by claim 3, wherein: the fourth means is an inverting AND gate; and the fifth means includes a first one-shot multivibrator and a second one-shot multivibrator connected to the first multivibrator.
Claim 8
Dependent Claim
54 words
A monitor as described by claim 4, wherein: the sixth means is an inverting AND gate; and the seventh means includes a one-shot multivibrator responsive to the sixth signal from the inverting AND gate and an inverting amplifier connected to the multivibrator and responsive to the output therefrom for providing the monitor output signal.
Claim 9
Dependent Claim
65 words
A monitor as described by claim 1, wherein: the data parity, valid address transmission, predetermined data bit, address, data clock and second signals are normally in a predetermined time relationship relative to each other; and the monitor output signal is at a predetermined logic level indicative of an invalidity when any of the signals are in a time relationship other than the predetermined time relationship.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1980-08-29 | 1981-02-28 | 1981-08-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1984-08-29 | 1985-02-28 | 1985-08-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1988-08-29 | 1989-02-28 | 1989-08-30 | $7700.00 | Window Closed / Lapsed |