Patent US4072816A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4072816A Expired / Lapsed US ⏱️ 0.0 years remaining

Integrated circuit package

Assignee: International Business Machines Corp
•
Filing: 1976-12-13
•
Granted: 1978-02-07
•
Expires: 1996-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A prepunched copper/dielectric laminate ground plane assembly is positioned on a metallized ceramic substrate having printed circuits on the surface thereof and provided with a plurality of circuit connection pins. Connection between the ground plane and the circuit connection pins is achieved by welding or soldering of bonding elements between selected pins, which also provides mechanical attachment of the ground plane to the substrate.

Inventors

  • 👤 Ronald W. Gedney
  • 👤 John Rasile

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 21:29
CPC Classifications
H; H05; H05K; H05K7/00; H05K7/02; H05K7/10; H05K7/1053; H05K7/1061; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/63; H10W70/635

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 110 words
A metallized ceramic package for high speed circuitry including a ceramic substrate, metallic circuit lines on said substrate, an integrated circuit chip positioned on said substrate and connected to said circuit lines, a plurality of connection pins passing through said ceramic substrate, each pin having a connection to one of said circuit lines, a ground plane of conducting material positioned on top of said substrate, said ground plane having holes therein over said connections and over said integrated circuit chip whereby said ground plane can be in close proximity to a substantial portion of said substrate, and a layer of insulating material between said ground plane and said circuit lines.
Claim 2
Dependent Claim 110 words
A metallized ceramic package for high speed circuitry including a ceramic substrate, metallic circuit lines on said substrate, an integrated circuit chip positioned on said substrate and connected to said circuit lines, a plurality of connection pins passing through said ceramic substrate, each pin having a connection to one of said circuit lines, a ground plane of conducting material positioned on top of said substrate, said ground plane having holes therein over said connections and over said integrated circuit chip whereby said ground plane can be in close proximity to a substantial portion of said substrate, and a layer of insulating material between said ground plane and said circuit lines.
Claim 3
Dependent Claim 25 words
The combination as claimed in claim 1, further characterized by said ground plane and said layer of insulating material being a preformed and prepunched laminate.
Claim 4
Dependent Claim 33 words
The combination as claimed in claim 1, further including bonding elements for electrically connecting said ground plane to selected ones of said connector pins and also mechanically retaining said ground plane in position.
Claim 5
Dependent Claim 36 words
The combination as claimed in claim 3, further characterized by said bonding elements comprising solderable/weldable connections extending between at least two of said connection pins and fastened to the pin and to said conductive ground plane.
Claim 6
Independent Claim 139 words
The method of providing an improved ground plane for a metallized ceramic package for high speed circuitry in which a ceramic substrate has metallized circuit lines thereon, and has an integrated circuit chip positioned on said substrate and connected to said circuit lines, and further has a plurality of connector pins passing through said ceramic substrates, each of said pins being a connection to one of said circuit lines, comprising the steps of: laminating a sheet of conductive material and dielectric material to form a laminated ground plane assembly, punching said ground plane assembly to provide clearance openings for said chip and said pins, positioning said ground plane assembly and said substrate so as to clear said chip and said pins, and bonding said conductive material to at least one of said pins, at at least two different locations.
Claim 7
Independent Claim 139 words
The method of providing an improved ground plane for a metallized ceramic package for high speed circuitry in which a ceramic substrate has metallized circuit lines thereon, and has an integrated circuit chip positioned on said substrate and connected to said circuit lines, and further has a plurality of connector pins passing through said ceramic substrates, each of said pins being a connection to one of said circuit lines, comprising the steps of: laminating a sheet of conductive material and dielectric material to form a laminated ground plane assembly, punching said ground plane assembly to provide clearance openings for said chip and said pins, positioning said ground plane assembly and said substrate so as to clear said chip and said pins, and bonding said conductive material to at least one of said pins, at at least two different locations.

References Cited (Backward Citations)

US3525617A Cited
US3461552A Cited
US3626081A Cited
US3991347A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-02-06 1981-08-08 1982-02-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-02-06 1985-08-08 1986-02-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-02-06 1989-08-08 1990-02-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag