Patent US4103181A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4103181A Expired / Lapsed US ⏱️ 0.0 years remaining

Monolithic integrated transistor and protective circuit therefor

Assignee: Thales SA
•
Filing: 1976-08-02
•
Granted: 1978-07-25
•
Expires: 1996-08-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A protective device for, and a monolithic integrated transistor formed on a semi-conductor substrate of at least first conductivity type and having a first collector region of opposite conductivity type on the substrate, a buried region of opposite conductivity type and slight resistance between the substrate and collector regions, a base region of the first conductivity type formed on the collector region, an emitter region of the opposite conductivity type formed on the base region, the buried region being connected to the surface at the collector terminal and at a separate terminal. The voltage between the collector and separate terminals is compared with a reference in a differential circuit and a control signal produced to control the base voltage of the integrated transistor, and accordingly to protect the integrated transistor.

Inventors

  • 👤 Jean Michel Moreau

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 19:04
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/52; H10; H10D; H10D89/00; H10D89/60

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 195 words
A protective device for a monolithic integrated transistor formed on a semi-conductive substrate of a first conductivity type and having a first collector region of a second conductivity opposite to said first conductivity formed on said substrate, a second base region of said first conductivity type formed on said first region, a third emitter region of said second conductivity type formed on said second region, and a fourth buried region of low resistivity and of said second type of conductivity between said collector region and said substrate, comprising: means for electrically connecting, through first and second wells of said high conductivity, to at least two separated points of said buried layer, thus defining inside this layer two resistive portions arranged in a two-resistor bridge, the common terminal of which being opposite to the emitter region, and the other terminals being said separated points; means connected to said connecting means for comparing the voltage between said points, and producing a control signal; and control means connected to said comparing and producing means and to said base region for controlling the base voltage as a function of said control signal, to thus protect said transistor against overload.
Claim 2
Dependent Claim 195 words
A protective device for a monolithic integrated transistor formed on a semi-conductive substrate of a first conductivity type and having a first collector region of a second conductivity opposite to said first conductivity formed on said substrate, a second base region of said first conductivity type formed on said first region, a third emitter region of said second conductivity type formed on said second region, and a fourth buried region of low resistivity and of said second type of conductivity between said collector region and said substrate, comprising: means for electrically connecting, through first and second wells of said high conductivity, to at least two separated points of said buried layer, thus defining inside this layer two resistive portions arranged in a two-resistor bridge, the common terminal of which being opposite to the emitter region, and the other terminals being said separated points; means connected to said connecting means for comparing the voltage between said points, and producing a control signal; and control means connected to said comparing and producing means and to said base region for controlling the base voltage as a function of said control signal, to thus protect said transistor against overload.
Claim 3
Dependent Claim 24 words
A protective device according to claim 1, wherein said one of said connecting means includes the terminal of said collector region of said transistor.
Claim 4
Dependent Claim 31 words
A protective device according to claim 1, wherein said one of said connecting means includes a terminal separate from said collector, emitter and base regions and connected to said buried layer.
Claim 5
Dependent Claim 30 words
A protective device according to claim 1, wherein said comparing means includes a differential circuit having a reference magnitude input and a regulating resistance for adjusting the reference magnitude input.
Claim 6
Dependent Claim 62 words
A protective device according to claim 4, wherein said differential circuit comprises two transistors each having a base, collector and emitter with said bases connected together, one of the collectors connected simultaneously to said bases and to said resistance, the other of the collectors being connected to the output of said differential circuit, adaption resistances connecting said emitters respectively to said points.
Claim 7
Dependent Claim 19 words
A protective device according to claim 5, including a Zener type diode connected in series with said regulating resistance.
Claim 8
Dependent Claim 25 words
A protective device according to claim 5, wherein at least some of said regulation and adaptation resistances are made by monolithic integration in said substrate.
Claim 9
Dependent Claim 20 words
A protective device according to claim 1, wherein said control means includes a regulating resistance for setting a control magnitude.
Claim 10
Dependent Claim 52 words
a protective device according to claim 1, wherein said control means includes a second transistor having base, collector, and emitter terminals with said base terminal connected to the output terminal of said comparing means, and the collector terminal connected to said base region to the base current of said integrated circuit transistor.

References Cited (Backward Citations)

US3300658A Cited
US3562547A Cited
US3573573A Cited
US3654530A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1981-07-24 1982-01-23 1982-07-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1985-07-24 1986-01-23 1986-07-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1989-07-24 1990-01-23 1990-07-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag