Patent US4282488A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4282488A Expired / Lapsed US ⏱️ 0.0 years remaining

Noise eliminator circuit

Assignee: AG Communication Systems Corp
•
Filing: 1979-09-17
•
Granted: 1981-08-04
•
Expires: 1999-09-17
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A noise eliminator circuit for use in a decoding circuit. A flip-flop is used to delay a first pulse train by the pulse width of a second pulse train so that pulse level transitions of the first pulse train occur non-coincident with the pulse level transitions of a synchronously generated third pulse train.

Inventors

  • 👤 Stanley R. C. Norman
  • 👤 Kam B. Tin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 14:57
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/125; H03K5/1252; H03K21/00; H03K21/08; H03K21/14

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 188 words
A noise eliminator circuit for use in a decoding circuit including a counter with at least first, second and third outputs, said counter operated in response to an external pulse source to generate at said first, second and third outputs respectively a first pulse train having a pulse width of a first characteristic, a second pulse train having a pulse width of a second characteristic and being greater than said first pulse train characteristic, and a third pulse train having a pulse width of a third characteristic and being greater than said second pulse train characteristic, and a gate circuit including first and second inputs connected to said second and third counter outputs, and an output, operated in response to coincident pulses from said second and third pulse trains to generate a gate signal at said output: the improvement comprising the inclusion of a delay circuit connected between said third output and said gate circuit and including an input connected to said first counter output, operated in response to said first pulse train to delay said third pulse train by said pulse width of said first pulse train.
Claim 2
Dependent Claim 188 words
A noise eliminator circuit for use in a decoding circuit including a counter with at least first, second and third outputs, said counter operated in response to an external pulse source to generate at said first, second and third outputs respectively a first pulse train having a pulse width of a first characteristic, a second pulse train having a pulse width of a second characteristic and being greater than said first pulse train characteristic, and a third pulse train having a pulse width of a third characteristic and being greater than said second pulse train characteristic, and a gate circuit including first and second inputs connected to said second and third counter outputs, and an output, operated in response to coincident pulses from said second and third pulse trains to generate a gate signal at said output: the improvement comprising the inclusion of a delay circuit connected between said third output and said gate circuit and including an input connected to said first counter output, operated in response to said first pulse train to delay said third pulse train by said pulse width of said first pulse train.
Claim 3
Dependent Claim 17 words
A noise eliminator circuit as claimed in claim 1, wherein: said delay circuit comprises a D-type flip-flop.
Claim 4
Dependent Claim 19 words
A noise eliminator circuit as claimed in claim 2, wherein: said delay flip-flop comprises an edge triggered D-type flip-flop.
Claim 5
Dependent Claim 22 words
A noise eliminator circuit as claimed in claim 3, wherein: said edge triggered D-type flip-flop comprises a positive edge triggered D-type flip-flop.

References Cited (Backward Citations)

US3379981A Cited
US3609563A Cited
US4034303A Cited
US4095407A Cited
US4063180A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1984-08-03 1985-02-02 1985-08-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1988-08-03 1989-02-02 1989-08-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1992-08-03 1993-02-02 1993-08-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag