Patent US4468746A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4468746A Expired / Lapsed US ⏱️ 0.0 years remaining

Apparatus for determining interval between two events

Assignee: CONCINNATI ELECTRONICS Corp A CORP OF OH
•
Filing: 1981-12-01
•
Granted: 1984-08-28
•
Expires: 2001-12-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The interval between first and second events, which may occur in a period less than a nanosecond interval, is determined with a square wave clock source started in response to the first event. The source derives a square wave having a first transition when started and equally spaced succeeding transitions spaced from each other by T/2, where T is the square wave period. A delay network having N taps is responsive to the square wave, whereby (N+1) square waves are derived. The taps are spaced from each other so the clock source square wave is delayed at tap k by kT/n, where n is a predetermined integer greater than 1 and k is selectively every integer from 1 to N. (N+1) memory elements respectively respond to the (N+1) square waves to generate a signal indicative of which half cycle of each of the (N+1) square wave is being derived when the second event occurs.

Inventors

  • 👤 R. M. Davis

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 17:59
CPC Classifications
G; G04; G04F; G04F10/00; G04F10/04

Claims Analysis

Total Claims: 15
Claim 1
Independent Claim 188 words
Apparatus for determining the interval between first and second events comprising a clock source started in response to the first event, said source deriving a wave having a first transition when started and equally spaced succeeding transitions spaced from each other by T/2, delay means responsive to the wave, said delay means having N taps, each deriving a delayed wave having a period T with equal length half cycles, where N is a predetermined integer greater than 1, said taps being spaced from each other so the wave is delayed at tap k by kT/n, where n is a predetermined integer greater than 1 and k is selectively every integer from 1 to N, means responsive to the delayed wave derived at tap g for deriving a signal indicative of which half cycle of the delayed wave is being derived at tap g when the second event occurs, where g is selectively every integer from 1 to N, and means responsive to the clock source for deriving a signal indicative of whether an even or odd number of clock source transitions occurs between the first and second event.
Claim 2
Dependent Claim 188 words
Apparatus for determining the interval between first and second events comprising a clock source started in response to the first event, said source deriving a wave having a first transition when started and equally spaced succeeding transitions spaced from each other by T/2, delay means responsive to the wave, said delay means having N taps, each deriving a delayed wave having a period T with equal length half cycles, where N is a predetermined integer greater than 1, said taps being spaced from each other so the wave is delayed at tap k by kT/n, where n is a predetermined integer greater than 1 and k is selectively every integer from 1 to N, means responsive to the delayed wave derived at tap g for deriving a signal indicative of which half cycle of the delayed wave is being derived at tap g when the second event occurs, where g is selectively every integer from 1 to N, and means responsive to the clock source for deriving a signal indicative of whether an even or odd number of clock source transitions occurs between the first and second event.
Claim 3
Dependent Claim 66 words
The apparatus of claim 1 wherein the means for deriving the signal at tap g comprises a memory element which responds to the delayed wave at tap g when the second event occurs, and the means for deriving a signal indicative of an even or odd number of transitions comprises a further memory element which responds to the clock source wave when the second event occurs.
Claim 4
Dependent Claim 89 words
The apparatus of claim 1 or 2 further including decoding means responsive to the signals indicative of which half cycle of the delayed wave is being derived and the signal indicative of whether an even or odd number of transitions occurs for deriving a binary signal indicative of the interval between the first and second events, said binary signal having (1+log 2 (N+1)) bits, N being such that log 2 (N+1) is a positive integer greater than 1, wherein (2(N+1)T)/n is equal to one period of the clock source.
Claim 5
Dependent Claim 44 words
The apparatus of claim 3 further including a counter responsive to alternate transitions of the clock source for deriving a multi-bit binary signal, the least significant bit signal derived by the counter signifying a time resolution equal to one period of the clock source.
Claim 6
Dependent Claim 18 words
The apparatus of claim 1 or 2 wherein (2(N+1)T)/n is equal to one period of the clock source.
Claim 7
Dependent Claim 154 words
Apparatus for determining the interval between first and second events comprising a square wave clock source started in response to the first event, said source deriving a wave having a first transition when started and equally spaced succeeding transitions spaced from each other by T/2, delay means responsive to the clock source square wave, the delay means having N taps, each deriving a delayed replica of the clock source square wave, whereby (N+1) square waves are derived, where N is a predetermined integer greater than 1, said taps being spaced from each other so the wave is delayed at tap k by kT/n, where n is a predetermined integer greater than 1 and k is selectively every integer from 1 to N, and means responsive to the (N+1) square waves for deriving a signal indicative of which half cycle of each of the (N+1) square waves is being derived when the second event occurs.
Claim 8
Dependent Claim 154 words
Apparatus for determining the interval between first and second events comprising a square wave clock source started in response to the first event, said source deriving a wave having a first transition when started and equally spaced succeeding transitions spaced from each other by T/2, delay means responsive to the clock source square wave, the delay means having N taps, each deriving a delayed replica of the clock source square wave, whereby (N+1) square waves are derived, where N is a predetermined integer greater than 1, said taps being spaced from each other so the wave is delayed at tap k by kT/n, where n is a predetermined integer greater than 1 and k is selectively every integer from 1 to N, and means responsive to the (N+1) square waves for deriving a signal indicative of which half cycle of each of the (N+1) square waves is being derived when the second event occurs.
Claim 9
Dependent Claim 47 words
The apparatus of claim 6 wherein the means for deriving a signal indicative of which half cycle of each of the (N+1) square wave is being derived comprises (N+1) memory elements respectively responsive to the binary values of the (N+1) square waves when the second event occurs.
Claim 10
Dependent Claim 68 words
The apparatus of claim 7 further including decoding means responsive to the binary values of the (N+1) square waves for deriving a multi-bit binary signal indicative of the interval between the first and second events, said binary signal having (1+log 2 (N+1)) bits, N being such that log 2 (N+1) is a positive integer greater than 1, wherein [N+1)T/n](2(N+1)T/n is equal to one period of the clock source.
Claim 11
Dependent Claim 54 words
The apparatus of claim 8 further including a counter for counting the number of cycles of the clock source between the first and second events for deriving a multi-bit binary signal, the least significant bit of the signal derived by the counter signifying a time resolution equal to one period of the clock source.
Claim 12
Dependent Claim 18 words
The apparatus of claim 6 or 7 wherein (2(N+1)T)/n is equal to one period of the clock source.
Claim 13
Dependent Claim 140 words
Apparatus for determining the interval between first and second events comprising a gated oscillator for deriving a first square wave having a period T, the gated oscillator being respectively started and stopped in response to the first and second events, a delay line responsive to the first square wave for deriving N delayed square waves, delayed square wave k being delayed from the first square wave by kT/n, where k is selectively each of 1 . . . N and n is an integer greater than one, and decoding means responsive to the binary values of the first square wave and the N delayed square waves when the second event occurs for deriving a multi-bit binary signal having a value indicative of the length of the interval between the first and second events as a fraction of the period T.
Claim 14
Dependent Claim 140 words
Apparatus for determining the interval between first and second events comprising a gated oscillator for deriving a first square wave having a period T, the gated oscillator being respectively started and stopped in response to the first and second events, a delay line responsive to the first square wave for deriving N delayed square waves, delayed square wave k being delayed from the first square wave by kT/n, where k is selectively each of 1 . . . N and n is an integer greater than one, and decoding means responsive to the binary values of the first square wave and the N delayed square waves when the second event occurs for deriving a multi-bit binary signal having a value indicative of the length of the interval between the first and second events as a fraction of the period T.
Claim 15
Dependent Claim 46 words
The apparatus of claim 11 further including a counter responsive to a replica of the first square wave delayed by T/2 for deriving a binary signal having a value indicative of the whole number of cycles having a period T between the first and second events.

References Cited (Backward Citations)

US2831126A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1987-08-28 1988-02-27 1988-08-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1991-08-28 1992-02-27 1992-08-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1995-08-28 1996-02-27 1996-08-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag