Patent US4495479A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4495479A Expired / Lapsed US ⏱️ 0.0 years remaining

Selective wiring for multilayer printed circuit board

Assignee: International Business Machines Corp
•
Filing: 1982-10-22
•
Granted: 1985-01-22
•
Expires: 2002-10-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Multilayer printed circuit boards are designed and produced using a selective wiring technique which segregates short, medium length and long lines. By placing short medium length and long lines on different layers, line specifications can be relaxed for the layers with shorter lines. This relaxation of specifications allows for the effective use of subtractive, additive and encapsulated wire manufacturing techniques in the production of complex multilayer printed circuit boards. Each layer of segregated line lengths is fabricated in accordance with the appropriate technique for a given line length to obtain a multilayer printed circuit board optimized for cost and/or performance and reliability.

Inventors

  • 👤 Karl Hermann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 07:47
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/46; H05K3/4644; H05K3/4652; H05K1/00; H05K1/02; H05K1/0213; H05K1/0216; H05K1/0228; H05K9/00; H05K9/0007; H05K9/002; H05K9/0039; H05K1/11; H05K1/115; H05K2201/00; H05K2201/03; H05K2201/0332; H05K2201/0335; H05K2201/0352; H05K2201/0355; H05K2201/09; H05K2201/09209; H05K2201/095; H05K2201/09509; H05K2201/10; H05K2201/10227; H05K2201/10287; H05K3/10; H05K3/103; H05K3/4611; H05K3/4641; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 121 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of short lines having a wide tolerance range for line dimensions and line-to-line spacings; at least one signal layer exclusively of long lines, each long line being longer than each short line, having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range; at least one dielectric layer located between a signal layer of short lines and a signal layer of long lines; wherein the characteristic impedance and noise coupling coefficients of the short lines vary over a large range and the characteristic impedance and noise coupling coefficients of the long lines vary over a range smaller than said large range.
Claim 2
Dependent Claim 121 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of short lines having a wide tolerance range for line dimensions and line-to-line spacings; at least one signal layer exclusively of long lines, each long line being longer than each short line, having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range; at least one dielectric layer located between a signal layer of short lines and a signal layer of long lines; wherein the characteristic impedance and noise coupling coefficients of the short lines vary over a large range and the characteristic impedance and noise coupling coefficients of the long lines vary over a range smaller than said large range.
Claim 3
Dependent Claim 38 words
A multilayer printed circuit board according to claim 1 wherein different fabrication techniques are used to produce said at least one signal layer exclusively of short lines and said at least one signal layer exclusively of long lines.
Claim 4
Dependent Claim 221 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of short lines having a wide tolerance range in line dimensions and line-to-line spacings; at least one signal layer exclusively of long lines, each long line being longer than each short line, having a narrow tolerance range, narrower than said wide tolerance range, in line dimensions and line-to-line spacings; at least one signal layer exclusively of medium length lines, each medium length line being longer than each short line and shorter than each long line, having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range and wider than said narrow tolerance range; at least one dielectric layer located between a signal layer of short lines and a signal layer of medium length lines; at least one dielectric layer located between a signal layer of medium length lines and a signal layer of long lines; wherein the characteristic impedance and noise coupling coefficients of the short lines vary over a large range, the characteristic impedance and noise coupling coefficients of the long lines vary over a small range, smaller than said large range, and the characteristic impedance and noise coupling coefficients of the medium length lines vary over a range larger than said small range and smaller than said large range.
Claim 5
Dependent Claim 221 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of short lines having a wide tolerance range in line dimensions and line-to-line spacings; at least one signal layer exclusively of long lines, each long line being longer than each short line, having a narrow tolerance range, narrower than said wide tolerance range, in line dimensions and line-to-line spacings; at least one signal layer exclusively of medium length lines, each medium length line being longer than each short line and shorter than each long line, having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range and wider than said narrow tolerance range; at least one dielectric layer located between a signal layer of short lines and a signal layer of medium length lines; at least one dielectric layer located between a signal layer of medium length lines and a signal layer of long lines; wherein the characteristic impedance and noise coupling coefficients of the short lines vary over a large range, the characteristic impedance and noise coupling coefficients of the long lines vary over a small range, smaller than said large range, and the characteristic impedance and noise coupling coefficients of the medium length lines vary over a range larger than said small range and smaller than said large range.
Claim 6
Dependent Claim 90 words
A multilayer printed circuit board optimized for fabrication comprising: at least two types of signal layers each characterized by the line lengths present exclusively on that particular signal layer; signal layers exclusively with shorter lines having wider tolerances for line dimensions and line-to-line spacings than signal layers exclusively with longer lines; at least one dielectric layer located between any two adjacent signal layers; wherein the characteristic impedance and noise coupling coefficient of the signal layers with shorter lines vary over a wider range than the signal layers with longer lines.
Claim 7
Dependent Claim 90 words
A multilayer printed circuit board optimized for fabrication comprising: at least two types of signal layers each characterized by the line lengths present exclusively on that particular signal layer; signal layers exclusively with shorter lines having wider tolerances for line dimensions and line-to-line spacings than signal layers exclusively with longer lines; at least one dielectric layer located between any two adjacent signal layers; wherein the characteristic impedance and noise coupling coefficient of the signal layers with shorter lines vary over a wider range than the signal layers with longer lines.
Claim 8
Dependent Claim 151 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of lines less than twelve inches in length having a wide tolerance range for line dimensions and line-to-line spacings; at least one signal layer exclusively of lines greater than or equal to twelve inches in length having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range; at least one dielectric layer located between a signal layer of lines less than twelve inches in length and a signal layer of lines greater than or equal to twelve inches in length; wherein the characteristic impedance and noise coupling coefficients of the lines less than twelve inches in length vary over a large range and the characteristic impedance and noise coupling coefficients of the lines greater than or equal to twelve inches in length vary over a range smaller than said large range.
Claim 9
Dependent Claim 151 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of lines less than twelve inches in length having a wide tolerance range for line dimensions and line-to-line spacings; at least one signal layer exclusively of lines greater than or equal to twelve inches in length having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range; at least one dielectric layer located between a signal layer of lines less than twelve inches in length and a signal layer of lines greater than or equal to twelve inches in length; wherein the characteristic impedance and noise coupling coefficients of the lines less than twelve inches in length vary over a large range and the characteristic impedance and noise coupling coefficients of the lines greater than or equal to twelve inches in length vary over a range smaller than said large range.
Claim 10
Dependent Claim 246 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of lines less than twelve inches in length having a wide tolerance range in line dimensions and line-to-line spacings; at least one signal layer exclusively of lines more than twenty inches in length having a narrow tolerance range, narrower than said wide tolerance range, in line dimensions and line-to-line spacings; at least one signal layer exclusively of lines between twelve and twenty inches in length having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range and wider than said narrow tolerance range; at least one dielectric layer located between a signal layer of lines less than twelve inches in length and a signal layer of lines between twelve and twenty inches in length; at least one dielectric layer located between a signal layer of lines between twelve and twenty inches in length and a signal layer of lines greater than twenty inches in length; wherein the characteristic impedance and noise coupling coefficients of the lines less than twelve inches in length vary over a large range, the characteristic impedance and noise coupling coefficients of the lines greater than twenty inches in length vary over a small range, smaller than said large range, and the characteristic impedance and noise coupling coefficients of the lines between twelve and twenty inches in length vary over a range smaller than said large range and larger than said small range.
Claim 11
Dependent Claim 246 words
A multilayer printed circuit board optimized for fabrication including: at least one signal layer exclusively of lines less than twelve inches in length having a wide tolerance range in line dimensions and line-to-line spacings; at least one signal layer exclusively of lines more than twenty inches in length having a narrow tolerance range, narrower than said wide tolerance range, in line dimensions and line-to-line spacings; at least one signal layer exclusively of lines between twelve and twenty inches in length having a tolerance range in line dimensions and line-to-line spacings narrower than said wide tolerance range and wider than said narrow tolerance range; at least one dielectric layer located between a signal layer of lines less than twelve inches in length and a signal layer of lines between twelve and twenty inches in length; at least one dielectric layer located between a signal layer of lines between twelve and twenty inches in length and a signal layer of lines greater than twenty inches in length; wherein the characteristic impedance and noise coupling coefficients of the lines less than twelve inches in length vary over a large range, the characteristic impedance and noise coupling coefficients of the lines greater than twenty inches in length vary over a small range, smaller than said large range, and the characteristic impedance and noise coupling coefficients of the lines between twelve and twenty inches in length vary over a range smaller than said large range and larger than said small range.
Claim 12
Dependent Claim 93 words
A multilayer printed circuit board optimized for fabrication including a first signal core exclusively having short signal lines with a wide tolerance range in the characteristic impedance and noise coupling coefficients of the signal lines, a second signal core exclusively having long signal lines, each long line being longer than each short line, with a tolerance range in the characteristic impedance and noise coupling coefficients of the signal lines narrower than said wide tolerance range, a reference plane between said signal cores, and dielectric layers between said signal cores and said reference plane.
Claim 13
Dependent Claim 93 words
A multilayer printed circuit board optimized for fabrication including a first signal core exclusively having short signal lines with a wide tolerance range in the characteristic impedance and noise coupling coefficients of the signal lines, a second signal core exclusively having long signal lines, each long line being longer than each short line, with a tolerance range in the characteristic impedance and noise coupling coefficients of the signal lines narrower than said wide tolerance range, a reference plane between said signal cores, and dielectric layers between said signal cores and said reference plane.

References Cited (Backward Citations)

US3541223A Cited
US3674914A Cited
US3691563A Cited
US4097684A Cited
US4030190A Cited
US4127438A Cited
US4328531A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-01-22 1988-07-23 1989-01-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-01-22 1992-07-23 1993-01-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-01-22 1996-07-23 1997-01-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag