Patent US4510601A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4510601A Expired / Lapsed US ⏱️ 0.0 years remaining

Digital frequency receiver

Assignee: Alcatel CIT SA
•
Filing: 1981-06-25
•
Granted: 1985-04-09
•
Expires: 2001-06-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract PCT No. PCT/FR81/00084 Sec. 371 Date Feb. 12, 1982 Sec. 102(e) Date Feb. 12, 1982 PCT Filed Jun. 25, 1981.A digital frequency receiver connected to a processor for the recognition of multifrequency code signals received in signalling time slots and transmitted to the receiver in digital form by at least one time multiplex link. The receiver includes means (MO) for modulating the received signals with signals whose frequency corresponds to a code being used and which are supplied by a digital generator, means (FPB) for low-pass filtering the modulated signals and means (CL) for analyzing the energy contained in the spectrum of the signals received in the neighborhood of the frequencies of the code. The invention is particularly adapted for use in time-switched telephone exchanges.

Inventors

  • 👤 Philippe Delpit
  • 👤 Philippe Duplessis
  • 👤 Yves Renaudin

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 11:48
CPC Classifications
H; H04; H04Q; H04Q1/00; H04Q1/18; H04Q1/30; H04Q1/44; H04Q1/444; H04Q1/45; H04Q1/457; H04Q1/4575

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 243 words
A digital frequency receiver connected to a processor for the recognition of multifrequency code signals received in signalling time slots and transmitted to the receiver in digital form by at least one PCM time multiplex link, the receiver including means for modulating the received signals with signals whose frequencies correspond to the code used and which are supplied by a digital generator modulating the signal in each of plural time-slots of the time multiplex link by the sine and cosine components of each code frequency, means for low-pass filtering the modulated signals and means for analysing the energy contained in the spectrum of the signals received in the neighborhood of the code frequency; said receiver comprising: a time base generator synchronized with data on said PCM time multiplex link for supplying in each time slot (BT) phase signals (ba to bd, A) for successively enabling circuits of the receiver; means for testing predetermined conditions respecting energy levels for each time slot using a processor operating in response to said time base generator, said testing means including an energy-analysis unit, a generator control memory and injection and sampling means; and two groups of low-pass filter cells coupled to said testing controlling means each corresponding to one of the sine and cosine components, each cell comprising a recurrence calculation circuit operating based on a finite difference equation and a memory circuit for storing intermediate values which correspond to each time slot and to each frequency.
Claim 2
Dependent Claim 243 words
A digital frequency receiver connected to a processor for the recognition of multifrequency code signals received in signalling time slots and transmitted to the receiver in digital form by at least one PCM time multiplex link, the receiver including means for modulating the received signals with signals whose frequencies correspond to the code used and which are supplied by a digital generator modulating the signal in each of plural time-slots of the time multiplex link by the sine and cosine components of each code frequency, means for low-pass filtering the modulated signals and means for analysing the energy contained in the spectrum of the signals received in the neighborhood of the code frequency; said receiver comprising: a time base generator synchronized with data on said PCM time multiplex link for supplying in each time slot (BT) phase signals (ba to bd, A) for successively enabling circuits of the receiver; means for testing predetermined conditions respecting energy levels for each time slot using a processor operating in response to said time base generator, said testing means including an energy-analysis unit, a generator control memory and injection and sampling means; and two groups of low-pass filter cells coupled to said testing controlling means each corresponding to one of the sine and cosine components, each cell comprising a recurrence calculation circuit operating based on a finite difference equation and a memory circuit for storing intermediate values which correspond to each time slot and to each frequency.
Claim 3
Dependent Claim 54 words
A receiver according to claim 1 in which each time sample is coded in n bits, wherein the phase signals supplied by the time base generator are synchronized with transitions of n bits of the time slots (W1 to Wn) so that the receiver analyses a code which includes at the most n frequencies.
Claim 4
Dependent Claim 64 words
A receiver according to claim 1 in which said finite difference equation used in the cells is of a type Y=X+(1-2 FcT)Y, wherein each cell comprises an adder, a subtractor and a shift means for progressively calculating the variable Y in accordance with the above equation in the case where the values of Fc are limited to 2πFcT-2 -ni where ni is an integer.
Claim 5
Dependent Claim 39 words
A receiver according to claim 3, wherein each group of cells corresponding to filtering one of the components of the modulated signal is formed by four cells in series whose frequencies are Fc1, Fc2, Fc3=40 Hz, and Fc4=20 Hz.
Claim 6
Dependent Claim 28 words
A receiver according to claim 3, wherein the shift means has a variable pitch and allows the cut-out frequency to be modified at each operation of the cell.
Claim 7
Dependent Claim 25 words
A receiver according to claim 3, wherein at the output of each cell, an ni-bit signal is shifted to the right to obtain unity gain.
Claim 8
Dependent Claim 164 words
A receiver according to claim 1, which the programmable analysis unit comprises a circuit (CL) for classifying the energy levels of the signals modulated at the frequencies of the same code formed by an operator with a read-only memory (MP1, MP2, MQ) which takes the quadratic mean of the two components and a comparison circuit (CP1 to CP3, R15 to R17, MK5, MX6, CR2) for separating the three highest energy levels (E1 to E3) and identifying the corresponding frequencies (NF1, NF2) for at least the two highest of said energy levels (E1, E2), wherein the analysis unit comprises means (MK) for storing constants (K1 to K5, TE) in a first memory corresponding to the specifications of the codes used, said means being addressed by a second memory (MC2) loaded by the processor to assign a signalling code to each time slot, and a testing unit (MX7, SR, MX8, CP4, ED3) for testing said three highest energy levels (e1 to E3) relative to said constants.
Claim 9
Dependent Claim 72 words
A receiver according to claim 7, further comprising a programmed preconfirmation unit for performing a preconfirming operation comprising an analysis repeated on several frames, data supplied by said pre-confirmation unit for testing and for supplying data (CP, CC) relating to the state of the time-slot during preceding frames and to a call of the processor by an interrupt process, executed at the end of said preconfirmation operation after a predetermined time delay.
Claim 10
Dependent Claim 61 words
A receiver according to claim 8, wherein said pre-confirmation unit comprises a control memory (MM) addressed by data from said testing unit and by state indication data (CP, CC), a circuit for up-dating said state indication data (MS, R21), a circuit (MT, CR1) for up-dating said time delays and a circuit (B5, B6, B7, RD5) for data exchange with the processor.

References Cited (Backward Citations)

US3935395A Cited
US4025730A Cited
US3937899A Cited
US4100378A Cited
US4223185A Cited
US4279017A Cited
JPS5550764A Cited
US4203008A Cited
US4354248A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-04-08 1988-10-08 1989-04-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-04-08 1992-10-08 1993-04-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-04-08 1996-10-08 1997-04-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag