Patent FR14151E successfully refreshed from Google Patents.
Patent US4516147A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4516147A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having a substrate covered with a high impurity concentration first polycrystalline layer and then a lower impurity concentration second polycrystalline layer

Assignee: Toshiba Corp
•
Filing: 1984-02-24
•
Granted: 1985-05-07
•
Expires: 2004-02-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device has a semiconductor substrate of a first conductivity type, and a diffused region of a second conductivity type. A first insulation film is formed on the substrate, having an opening exposing the surface of the diffused region. First and second polycrystalline layers doped with impurities associated with the second conductivity type are disposed in the opening, and the concentration of the impurities of the first polycrystalline layer is higher than that of the second polycrystalline layer. A metal electrode is formed on the second polycrystalline layer.

Inventors

  • 👤 Shigeru Komatsu
  • 👤 Hiroshi Inoue

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 14:43
CPC Classifications
H; H10; H10P; H10P32/00; H10P32/10; H10P32/17; H10P32/171; H10D; H10D64/00; H10D64/01; H10D64/011; H10D64/0111; H10D64/0113; H10P32/14; H10P32/1408; H10P32/1414

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 277 words
A semiconductor structure comprising: a semiconductor substrate being of a first conductivity type; a first insulation layer formed on said substrate and having at least one opening exposing a portion of said substrate; a second insulation layer formed on said first insulation layer and having at least one opening in a position corresponding to said opening in said first insulation layer, said first and second insulation layers being etchable with different etchants so that said second insulation layer is used as a mask for forming said opening in said first insulation layer by etching, a portion of said second insulation layer overhanging said first insulation layer as a result of said etching; a first polycrystalline semiconductor layer formed on said exposed substrate and containing impurities associated with a second conductivity type opposite said first conductivity type at a first concentration sufficiently high to convert the conductivity type of said substrate upon diffusion; a second polycrystalline semiconductor layer formed on said first polycrystalline layer, and containing impurities associated with said second conductivity type at a second concentration lower than said first concentration, the ratio of said first concentration and said second concentration being in the range of 1.5 to 100, said second polycrystalline semiconductor layer being three to ten times thicker than said first polycrystalline semiconductor layer; a metal electrode formed on said second polycrystalline layer; and a diffused region being of said second conductivity type formed beneath said first polycrystalline layer in said substrate, said second polycrystalline layer formed on said first polycrystalline layer prohibiting shorting between said metal electrode and said substrate and preventing breakage with respect to said overhanging portion of said second insulation layer.
Claim 2
Dependent Claim 277 words
A semiconductor structure comprising: a semiconductor substrate being of a first conductivity type; a first insulation layer formed on said substrate and having at least one opening exposing a portion of said substrate; a second insulation layer formed on said first insulation layer and having at least one opening in a position corresponding to said opening in said first insulation layer, said first and second insulation layers being etchable with different etchants so that said second insulation layer is used as a mask for forming said opening in said first insulation layer by etching, a portion of said second insulation layer overhanging said first insulation layer as a result of said etching; a first polycrystalline semiconductor layer formed on said exposed substrate and containing impurities associated with a second conductivity type opposite said first conductivity type at a first concentration sufficiently high to convert the conductivity type of said substrate upon diffusion; a second polycrystalline semiconductor layer formed on said first polycrystalline layer, and containing impurities associated with said second conductivity type at a second concentration lower than said first concentration, the ratio of said first concentration and said second concentration being in the range of 1.5 to 100, said second polycrystalline semiconductor layer being three to ten times thicker than said first polycrystalline semiconductor layer; a metal electrode formed on said second polycrystalline layer; and a diffused region being of said second conductivity type formed beneath said first polycrystalline layer in said substrate, said second polycrystalline layer formed on said first polycrystalline layer prohibiting shorting between said metal electrode and said substrate and preventing breakage with respect to said overhanging portion of said second insulation layer.
Claim 3
Dependent Claim 52 words
A semiconductor structure according to claim 1 wherein the concentration of impurities in said first polycrystalline layer is in the range of 0.6×10 21 to 2×10 21 /cm 3 , and the concentration of impurities in said second polycrystalline layer is in the range 1×10 20 to 5×10 20 /cm 3 .
Claim 4
Dependent Claim 28 words
A semiconductor structure according to claim 1, wherein said first insulation layer is made of a silicon oxide, and said second insulation layer is made of silicon nitride.
Claim 5
Dependent Claim 29 words
A semiconductor structure according to claim 1, wherein the total thickness of said first and second polycrystalline layers is greater than half the thickness of said first insulation layer.

References Cited (Backward Citations)

US4087571A Cited
US3881242A Cited
US4128845A Cited
US4146902A Cited
US4227203A Cited
US4210689A Cited
US4239559A Cited
US4157269A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1988-05-06 1988-11-05 1989-05-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1992-05-06 1992-11-05 1993-05-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1996-05-06 1996-11-05 1997-05-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag