Patent US4580263A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4580263A Expired / Lapsed US ⏱️ 0.0 years remaining

Signal quality monitoring device

Assignee: Mitsubishi Electric Corp
•
Filing: 1983-10-21
•
Granted: 1986-04-01
•
Expires: 2003-10-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The error rate of a signal is monitored by sampling an input signal with a first clock and also with second and third clocks phase delayed in equal but opposite directions with respect to the first clock, and then logically combining the first through third sampled outputs in order to obtain an error signal.

Inventors

  • 👤 Tatsuo Watanabe
  • 👤 Toshio Mizuno
  • 👤 Makoto Miyake
  • 👤 Tadashi Fujino

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 17:49
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/24; H04L1/241

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 180 words
An apparatus for monitoring the signal quality of a composite signal having at least first and second channel signals, said apparatus including first and second signal processing portions each receiving one of said first and second channel signals as its input signal and each comprising first sampling means for sampling an input signal with a first clock signal, second sampling means for sampling said input signal with a second clock signal, third sampling means for sampling said input signal with a third clock signal and clock means for generating said first, second and third clock signals having different phases, said apparatus further comprising combining means for combining the outputs from said first through third sampling means from both processing portions in order to obtain an error signal, said combining means comprising a first EXCLUSIVE-OR gate for combining said outputs of said first and second sampling means, a second EXCLUSIVE-OR gate for receiving and combining the outputs of said first and third sampling means, and an OR gate for receiving and combining the outputs of said first and second EXCLUSIVE-OR gates.
Claim 2
Independent Claim 180 words
An apparatus for monitoring the signal quality of a composite signal having at least first and second channel signals, said apparatus including first and second signal processing portions each receiving one of said first and second channel signals as its input signal and each comprising first sampling means for sampling an input signal with a first clock signal, second sampling means for sampling said input signal with a second clock signal, third sampling means for sampling said input signal with a third clock signal and clock means for generating said first, second and third clock signals having different phases, said apparatus further comprising combining means for combining the outputs from said first through third sampling means from both processing portions in order to obtain an error signal, said combining means comprising a first EXCLUSIVE-OR gate for combining said outputs of said first and second sampling means, a second EXCLUSIVE-OR gate for receiving and combining the outputs of said first and third sampling means, and an OR gate for receiving and combining the outputs of said first and second EXCLUSIVE-OR gates.
Claim 3
Dependent Claim 185 words
A signal quality monitoring device comprising: first sampling means for sampling an input signal in accordance with a first clock signal; second sampling means for sampling said input signal in accordance with a second clock signal; third sampling means for sampling said input signal in accordance with a third clock signal; clock means for generating said first, second, and third clock signals, said first and second clock signals having different phases, said third clock signal having a phase offset with respect to both of said first and second clock signals, phases of said second and third clock signals being offset in opposite directions with respect to said first clock signal; and combining means for combining all of the outputs of said first, second and third sampling means to obtain an error signal, said combining means comprising a first EXCLUSIVE-OR gate for combining said outputs of said first and second sampling means, a second EXCLUSIVE-OR gate for receiving and combining the outputs of said first and third sampling means, and an OR gate for receiving and combining the outputs of said first and second EXCLUSIVE-OR gates.
Claim 4
Dependent Claim 185 words
A signal quality monitoring device comprising: first sampling means for sampling an input signal in accordance with a first clock signal; second sampling means for sampling said input signal in accordance with a second clock signal; third sampling means for sampling said input signal in accordance with a third clock signal; clock means for generating said first, second, and third clock signals, said first and second clock signals having different phases, said third clock signal having a phase offset with respect to both of said first and second clock signals, phases of said second and third clock signals being offset in opposite directions with respect to said first clock signal; and combining means for combining all of the outputs of said first, second and third sampling means to obtain an error signal, said combining means comprising a first EXCLUSIVE-OR gate for combining said outputs of said first and second sampling means, a second EXCLUSIVE-OR gate for receiving and combining the outputs of said first and third sampling means, and an OR gate for receiving and combining the outputs of said first and second EXCLUSIVE-OR gates.
Claim 5
Dependent Claim 35 words
A signal quality monitoring device as claimed in claim 2, wherein said clock means generates said first and second clock signals with a phase difference equal to that between said first and third clock signals.
Claim 6
Dependent Claim 43 words
A signal quality monitoring device as claimed in claim 3, further comprising delay means for delaying outputs from at least two of said first, second, and third sampling means, whereby outputs of all of said first, second, and third sampling means are phase-aligned.
Claim 7
Dependent Claim 48 words
A signal quality monitoring device as claimed in claim 4, wherein said delay means comprises first means for delaying an output of said first sampling means by a first predetermined amount, and second means for delaying an output of said second sampling means by a second predetermined amount.
Claim 8
Dependent Claim 48 words
A signal quality monitoring device as claimed in claim 5, wherein said first predetermined amount substantially corresponds to an overall phase shift between said first and third clock signals, and said second predetermined amount substantially corresponds to an overall phase shift between said second and third clock signals.

References Cited (Backward Citations)

GB1105447A Cited
US4034340A Cited
GB1581086A Cited
US4247938A Cited
GB2072997A Cited
US4367550A Cited
US4375099A Cited
EP0048866A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-03-31 1989-09-30 1990-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-03-31 1993-09-30 1994-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-03-31 1997-09-30 1998-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag