← Back to Patent Explorer
US4583197A Expired / Lapsed US ⏱️ 0.0 years remaining

Multi-stage pass transistor shifter/rotator

Assignee: International Business Machines Corp
•
Filing: 1983-06-30
•
Granted: 1986-04-15
•
Expires: 2003-06-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A digital shifter/rotator for shifting an input word by an amount depending on a shift control word is described. The shifter/rotator comprises an array of FET pass transistors arranged in a sequential number of stages. The amount to be shifted in each stage is controlled by a corresponding shift control bit of the shift control word, whereby the output word of the rotator is the input word shifted by an amount equal to a sum of the number of shifts effected in each of the stages as determined by the shift control word. The rotator features selectable amount of shift in one machine cycle, high performance and reduced device count. Further improved performance is obtained by utilizing decoupling devices for isolating the input points of the stages, except when providing rotation, from the long rotation cross buses and its associated large parasitic capacitances.

Inventors

  • 👤 Barbara A. Chappell
  • 👤 Hung-Hui Hsieh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 16:14
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/01; G06F5/015; G11; G11C; G11C19/00; G11C19/38

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 461 words
A multi-stage rotator for shifting an input word for an amount depending on a binary encoded shift control word, comprising: a number of sequential stages having at least a first stage for receiving said input word and a plurality of subsequent sequential stages wherein the output of said first stage is connected to the input of the immediate subsequent stage of said sequential stages, the output of said immediate subsequent stage being connected to the input of the next immediate subsequent stage of said sequential stages and a last stage for producing an output word; each of said stages being controlled by a corresponding bit of said binary encoded shift control word; and each of said stages shifts said input word by an amount equal to the numerical representation of said corresponding bit of said binary encoded shift control word, each of said stages is a pass-transistor shifter including a number of shift cells, each of said shift cells having an input point for receiving a corresponding bit of said input word and an output point, each of said shift cells including a first pass transistor for providing a through path, said first pass transistor having a drain electrode connected to said input point, a source electrode connected to said output point, and a gate electrode connected to a corresponding bit of said shift control word; and a second pass transistor having a source electrode connected to the output point, a gate electrode connected to the complement of said corresponding bit of said shift control word, and a drain electrode connected, by way of a cross-bus, to an input point of another of said shift cell in said each of said stages, which input point of another of said shift cell depends on the number of shifts assigned to said each of said stage to effect shifting of said input word in said each of said stages wherein said drain electrode of said second pass transistor of one of the left-most shift cells is connected to an input point of one of the right-most shift cells by way of a rotation cross-bus, thereby effecting rotation whereby said output word is an input word shifted by an amount equal to a sum of the number of shifts effected in each of said stages as determined by said binary encoded shift control word, and wherein a decoupling transistor having a drain electrode connected to said input point of one of the left-most shift cells and a source electrode connected to said rotation cross-bus, and a gate electrode connected to the complement of said corresponding bit of said shift control word, thereby effecting isolation of said input point of one of said left-most shift cells from said rotation cross-bus, except when effecting rotation thereof.
Claim 2
Dependent Claim 461 words
A multi-stage rotator for shifting an input word for an amount depending on a binary encoded shift control word, comprising: a number of sequential stages having at least a first stage for receiving said input word and a plurality of subsequent sequential stages wherein the output of said first stage is connected to the input of the immediate subsequent stage of said sequential stages, the output of said immediate subsequent stage being connected to the input of the next immediate subsequent stage of said sequential stages and a last stage for producing an output word; each of said stages being controlled by a corresponding bit of said binary encoded shift control word; and each of said stages shifts said input word by an amount equal to the numerical representation of said corresponding bit of said binary encoded shift control word, each of said stages is a pass-transistor shifter including a number of shift cells, each of said shift cells having an input point for receiving a corresponding bit of said input word and an output point, each of said shift cells including a first pass transistor for providing a through path, said first pass transistor having a drain electrode connected to said input point, a source electrode connected to said output point, and a gate electrode connected to a corresponding bit of said shift control word; and a second pass transistor having a source electrode connected to the output point, a gate electrode connected to the complement of said corresponding bit of said shift control word, and a drain electrode connected, by way of a cross-bus, to an input point of another of said shift cell in said each of said stages, which input point of another of said shift cell depends on the number of shifts assigned to said each of said stage to effect shifting of said input word in said each of said stages wherein said drain electrode of said second pass transistor of one of the left-most shift cells is connected to an input point of one of the right-most shift cells by way of a rotation cross-bus, thereby effecting rotation whereby said output word is an input word shifted by an amount equal to a sum of the number of shifts effected in each of said stages as determined by said binary encoded shift control word, and wherein a decoupling transistor having a drain electrode connected to said input point of one of the left-most shift cells and a source electrode connected to said rotation cross-bus, and a gate electrode connected to the complement of said corresponding bit of said shift control word, thereby effecting isolation of said input point of one of said left-most shift cells from said rotation cross-bus, except when effecting rotation thereof.
Claim 3
Dependent Claim 20 words
A multi-stage rotator as set forth in claim 1, wherein said first and second pass transistors are enhancement mode FETs.
Claim 4
Dependent Claim 18 words
A multi-stage rotator as set forth in claim 2, wherein said decoupling transistor is a zero threshold FET.
Claim 5
Dependent Claim 55 words
A multi-stage rotator as set forth in claim 1, wherein said rotator has five sequential stages, and wherein said first stage is a shift-sixteen stage, said immediate subsequent stage is a shift-one stage, said next immediate subsequent stage is a shift-two stage, followed by a shift-four stage, and said last stage is a shift-eight stage.
Claim 6
Dependent Claim 24 words
A multi-stage rotator as set forth in claim 4, wherein said shift control word has five bits, and said input word has thirty-two bits.
Claim 7
Dependent Claim 20 words
A multi-stage rotator as set forth in claim 5, wherein said first and second pass transistors are enhancement mode FETs.
Claim 8
Dependent Claim 18 words
A multi-stage rotator as set forth in claim 6, wherein said decoupling transistor is a zero threshold FET.

References Cited (Backward Citations)

US3810115A Cited
US4122534A Cited
US4383304A Cited
US4472788A Cited
US4396994A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1989-04-14 1989-10-14 1990-04-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1993-04-14 1993-10-14 1994-04-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1997-04-14 1997-10-14 1998-04-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag