Patent US4604641A successfully refreshed from Google Patents.
US4604641A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and method for manufacturing the same
Assignee: Toshiba Corp
•
Filing: 1982-11-29
•
Granted: 1986-08-05
•
Expires: 2002-11-29
Abstract
Abstract The invention provides a semiconductor device having a semiconductor substrate with an active region including a buried contact and a field region including a field insulation layer. The device also includes a first polysilicon layer formed in the active region and on the field insulation layer, and a second polysilicon layer a portion of which is formed on said first polysilicon layer and another portion of which is formed on an isolation film covering a portion of the first polysilicon layer. The portion of the second polysilicon layer which is located above the field insulation layer is doped with metal or has a surface covered with a metal film. The semiconductor devices of the present invention operate at a high speed and are made small due to the use of multi-layer wiring.
Inventors
- 👤 Satoshi Konishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 10:49
CPC Classifications
H; H10; H10B; H10B10/00; H10B10/15; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/064; H10W20/066; H10W20/40; H10W20/41; H10W20/44; H10W20/4451
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
105 words
A semiconductor device comprising: a semiconductor substrate having an active region including a buried contact and a field region with a field insulation layer; a first polysilicon layer formed on said semiconductor substrate and electrically connected to said active region through said buried contact; an isolation film formed on a portion of said first polysilicon region in contact with said buired contact; and a second polysilicon layer formed on said first polysilicon layer and said isolation film, a portion of said second polysilicon layer being located above said field insulation layer, being doped with a metal and in electrical contact with said first polysilicon layer.
Claim 2
Dependent Claim
105 words
A semiconductor device comprising: a semiconductor substrate having an active region including a buried contact and a field region with a field insulation layer; a first polysilicon layer formed on said semiconductor substrate and electrically connected to said active region through said buried contact; an isolation film formed on a portion of said first polysilicon region in contact with said buired contact; and a second polysilicon layer formed on said first polysilicon layer and said isolation film, a portion of said second polysilicon layer being located above said field insulation layer, being doped with a metal and in electrical contact with said first polysilicon layer.
Claim 3
Dependent Claim
109 words
A semiconductor device comprising: a semiconductor substrate having an active region including a buried contact and a field region with a field insulation layer; a first polysilicon layer formed on said semiconductor substrate and electrically connected to said active region through said buried contact; an insolation film formed on a portion of said first polysilicon layer in contact with said buried contact; and a second polysilicon layer formed on said first polysilicon layer and said isolation film, a portion of said second polysilicon layer being located above said field insulation layer, having a surface covered with a metal film and being in electrical contact with said first polysilicon layer.
Claim 4
Dependent Claim
109 words
A semiconductor device comprising: a semiconductor substrate having an active region including a buried contact and a field region with a field insulation layer; a first polysilicon layer formed on said semiconductor substrate and electrically connected to said active region through said buried contact; an insolation film formed on a portion of said first polysilicon layer in contact with said buried contact; and a second polysilicon layer formed on said first polysilicon layer and said isolation film, a portion of said second polysilicon layer being located above said field insulation layer, having a surface covered with a metal film and being in electrical contact with said first polysilicon layer.
Claim 5
Dependent Claim
26 words
A device according to claim 1 or 2, wherein said first polysilicon layer contains an impurity in concentration of more than 10 16 cm -3 .
Claim 6
Dependent Claim
26 words
A device according to claim 1, wherein said second polysilicon layer contains atoms of the metal in concentration of more than 10 16 cm -3 .
Claim 7
Dependent Claim
37 words
A device according to claim 1 or 2, wherein the metal is at least one member selected from the group consisting of platinum, palladium, nickel, cobalt, iron, tungsten, molybdenum, chromium, tantalum, niobium, vanadium, hafnium, zirconium and titanium.
Claim 8
Dependent Claim
18 words
A device according to claim 1 or 2, wherein said second polysilicon layer functions as a resistive load.
Claim 9
Dependent Claim
20 words
A device according to claim 1 or 2, wherein said second polysilicon layer is formed in a memory cell region.
Claim 10
Dependent Claim
23 words
A device according to claim 7, wherein said second polysilicon layer functions as resistive loads having a resistance of more than 1 MΩ.
Claim 11
Dependent Claim
27 words
A device according to claim 8, wherein said second polysilicon layer contains an impurity other than metal in concentration of less than 10 16 cm -3 .
Claim 12
Dependent Claim
41 words
A device according to claim 8 or 9, wherein the metal doped portion of said second polysilicon layer comprises wiring electrically connected in parallel with word lines which supply signals for simultaneous turning on or off transfer gates of memory cells.
References Cited (Backward Citations)
US3881971A
Cited
US4163246A
Cited
US4240097A
Cited
US4128670A
Cited
US4278989A
Cited
US4178674A
Cited
GB2019091A
Cited
JPS5529108A
Cited
US4297721A
Cited
EP0016577A1
Cited
EP0032025A1
Cited
JPS5756958A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1989-08-04 | 1990-02-03 | 1990-08-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1993-08-04 | 1994-02-03 | 1994-08-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1997-08-04 | 1998-02-03 | 1998-08-05 | $7700.00 | Window Closed / Lapsed |