Patent US4649378A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4649378A Expired / Lapsed US ⏱️ 0.0 years remaining

Binary character generator for interlaced CRT display

Assignee: Unisys Corp
•
Filing: 1983-11-18
•
Granted: 1987-03-10
•
Expires: 2003-11-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An apparatus for flicker reduction and increased writing speed into image memory in a CRT display having an interlaced scan with masking of low priority symbols. The apparatus expands or duplicates adjacent picture elements to provide redundant illumination for alternate fields, thereby providing at least two adjacent illuminated picture elements proximate to a masking image to reduce flickering during the writing of alternate fields. Writing into a single memory location commands illumination of a plurality of adjacent pixels, thereby reducing image memory writing time. The apparatus utilizes an image memory wherein video bit signals are written into only storage locations whose binary x coordinate has a predetermined first digit, and whose binary y coordinate has a predetermined first digit. Signals in storage locations whose addresses correspond to picture elements PI,J, PI-1,J, PI-1, J+1, and PI, J+1 are read from the image memory, and a Boolean OR sum signal is generated therefrom which is converted to an analog signal. The picture element PI,J is illuminated in response to an analog signal representing the Boolean OR sum signal 1.

Inventors

  • 👤 Michael J. Johnson
  • 👤 William R. Hancock

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 19:35
CPC Classifications
G; G09; G09G; G09G1/00; G09G1/002; G09G1/06; G09G1/14; G09G1/146

Claims Analysis

Total Claims: 18
Claim 1
Independent Claim 311 words
An apparatus for expanding illuminated picture elements in video display means, comprising: a matrix of picture elements, denoted P X ,Y ; and means for illuminating said picture elements in response to applied signals; means coupled to said video display means, for generating coordinate signals representative of the position of ones of said picture elements on said display means, and for synchronizing said illuminating means with said coordinate positions; means for storing video bit signals, comprising a plurality of addressable storage locations, ones of said locations corresponding to said ones of said picture elements, each of said locations being identified by an x and a y binary coordinate, said video bit signals being stored only in said locations at addresses whose x coordinate has a predetermined first binary digit, and whose y coordinate has a predetermined first binary digit; means, responsive to a signal from said coordinate signal generating means representing a generated coordinate I ,J, for reading said addressable storage locations corresponding to picture elements P I ,J, P I-1 ,J, P I-1 ,J+1, P I ,J+1 ; means coupled to said means for reading addressable storage locations, for generating a Boolean OR sum digital signal from video bit signals read from said locations corresponding to picture elements P I ,J, P I-1 ,J, P I-1 ,J+1, and P I ,J+1 ; and means, coupled to said Boolean OR sum digital signal generating means and said video display means, for generating, in response to a zero digital signal, a first analog signal, and for generating, in response to a one digital signal, a second analog signal, said picture element P I ,J being illuminated by said illuminating means of said video display means, in response to said second analog signal, and said picture element P I ,J being unilluminated by said illuminating means in response to said first analog signal.
Claim 2
Independent Claim 311 words
An apparatus for expanding illuminated picture elements in video display means, comprising: a matrix of picture elements, denoted P X ,Y ; and means for illuminating said picture elements in response to applied signals; means coupled to said video display means, for generating coordinate signals representative of the position of ones of said picture elements on said display means, and for synchronizing said illuminating means with said coordinate positions; means for storing video bit signals, comprising a plurality of addressable storage locations, ones of said locations corresponding to said ones of said picture elements, each of said locations being identified by an x and a y binary coordinate, said video bit signals being stored only in said locations at addresses whose x coordinate has a predetermined first binary digit, and whose y coordinate has a predetermined first binary digit; means, responsive to a signal from said coordinate signal generating means representing a generated coordinate I ,J, for reading said addressable storage locations corresponding to picture elements P I ,J, P I-1 ,J, P I-1 ,J+1, P I ,J+1 ; means coupled to said means for reading addressable storage locations, for generating a Boolean OR sum digital signal from video bit signals read from said locations corresponding to picture elements P I ,J, P I-1 ,J, P I-1 ,J+1, and P I ,J+1 ; and means, coupled to said Boolean OR sum digital signal generating means and said video display means, for generating, in response to a zero digital signal, a first analog signal, and for generating, in response to a one digital signal, a second analog signal, said picture element P I ,J being illuminated by said illuminating means of said video display means, in response to said second analog signal, and said picture element P I ,J being unilluminated by said illuminating means in response to said first analog signal.
Claim 3
Dependent Claim 14 words
An apparatus as in claim 1 wherein said storing means comprises an image memory.
Claim 4
Dependent Claim 15 words
An apparatus as in claim 2 wherein said video display means comprises a CRT display.
Claim 5
Dependent Claim 56 words
An apparatus as in claim 3 wherein said means for reading addressable storage locations comprises: a first shift register comprising two compartments; a second shift register comprising two compartments; a first delay coupled to said first shift register; a second delay coupled to said first delay; and a third delay coupled to said second shift register.
Claim 6
Dependent Claim 24 words
An apparatus as in claim 4 wherein said Boolean OR sum digital signal generating means comprises a Boolean OR gate having four input terminals.
Claim 7
Dependent Claim 14 words
An apparatus as in claim 5 wherein said first delay comprises a shift register.
Claim 8
Dependent Claim 24 words
An apparatus as in claim 6 wherein said second delay comprises a D type flip-flop, and said third delay comprises a D type flip-flop.
Claim 9
Dependent Claim 16 words
An apparatus as in claim 7 wherein said converting means comprises a digital to analog converter.
Claim 10
Dependent Claim 15 words
An apparatus as in claim 1 wherein said video display means comprises a CRT display.
Claim 11
Dependent Claim 56 words
An apparatus as in claim 9 wherein said means for reading addressable storage locations comprises a first shift register comprising two compartments; a second shift register comprising two compartments; a first delay coupled to said first shift register; a second delay coupled to said first delay; and a third delay coupled to said second shift register.
Claim 12
Dependent Claim 14 words
An apparatus as in claim 10 wherein said first delay comprises a shift register.
Claim 13
Dependent Claim 24 words
An apparatus as in claim 11 wherein said second delay comprises a D type flip-flop, and said third delay comprises a D type flip-flop.
Claim 14
Dependent Claim 24 words
An apparatus as in claim 12 wherein said Boolean OR sum digital signal generating means comprises a Boolean OR gate having four input terminals.
Claim 15
Dependent Claim 56 words
An apparatus as in claim 1 wherein said means for reading addressable storage locations comprises: a first shift register comprising two compartments; a second shift register comprising two compartments; a first delay coupled to said first shift register; a second delay coupled to said first delay; and a third delay coupled to said second shift register.
Claim 16
Dependent Claim 14 words
An apparatus as in claim 14 wherein said first delay comprises a shift register.
Claim 17
Dependent Claim 24 words
An apparatus as in claim 15 wherein said second delay comprises a D type flip-flop, and said third delay comprises a D type flip-flop.
Claim 18
Dependent Claim 24 words
An apparatus as in claim 16 wherein said Boolean OR sum digital signal generating means comprises a Boolean OR gate having four input terminals.

References Cited (Backward Citations)

DE2640759A1 Cited
US4119954A Cited
JPS5422725A Cited
JPS5556247A Cited
US4354186A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1990-03-09 1990-09-08 1991-03-10 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1994-03-09 1994-09-08 1995-03-10 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1998-03-09 1998-09-08 1999-03-10 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag