Patent US4677591A successfully refreshed from Google Patents.
US4677591A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1985-07-12
•
Granted: 1987-06-30
•
Expires: 2005-07-12
Abstract
Abstract Memory cells are allotted for successive addresses. A row decoder enables not only a row line connected to a memory cell of an address designated by an address signal, but also a row line connected to a memory cell of an address preceding or succeeding the address of the former-recited selected memory cell.
Inventors
- 👤 Hiroshi Iwahashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 07:08
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/12
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
180 words
A semiconductor memory device comprising: a plurality of row lines; a plurality of column lines; an array of a plurality of memory cells which are provided at cross points of said row and column lines, said memory cells being allocated with successive addresses, and said memory cells, whose addresses are continuous, being connected to said column lines differently from one another; row decoder means for receiving a signal of row address, for selecting a row line designated by said row address and connected to a memory cell allocated for an address designated by said row address and a column address, as well as for selecting at least one other row line to which a memory cell allocated for an address continuous to said designated address is connected; column decoder means for receiving a signal of column address, for selecting a column line designated by said column address and connected to said memory cell allocated for said designated address; and sense means connected to said column lines for detecting data stored in said selected memory cell allocated for said designated address.
Claim 2
Dependent Claim
180 words
A semiconductor memory device comprising: a plurality of row lines; a plurality of column lines; an array of a plurality of memory cells which are provided at cross points of said row and column lines, said memory cells being allocated with successive addresses, and said memory cells, whose addresses are continuous, being connected to said column lines differently from one another; row decoder means for receiving a signal of row address, for selecting a row line designated by said row address and connected to a memory cell allocated for an address designated by said row address and a column address, as well as for selecting at least one other row line to which a memory cell allocated for an address continuous to said designated address is connected; column decoder means for receiving a signal of column address, for selecting a column line designated by said column address and connected to said memory cell allocated for said designated address; and sense means connected to said column lines for detecting data stored in said selected memory cell allocated for said designated address.
Claim 3
Dependent Claim
22 words
A semiconductor memory device according to claim 1, wherein said sense means is a sense amplifier commonly connected to said column lines.
Claim 4
Dependent Claim
21 words
A semiconductor memory device according to claim 1, wherein said sense means are sense amplifiers, each connected to said column lines.
Claim 5
Dependent Claim
44 words
A semiconductor memory device according to claim 1, wherein half of said row lines are provided at the left part of said row decoder means, and the remaining half of said row lines are provided at the right part of said row decoder means.
Claim 6
Dependent Claim
23 words
A semiconductor memory device according to claim 1, wherein said address, continuous to said designated address, is an address preceding said designated address.
Claim 7
Dependent Claim
23 words
A semiconductor memory device according to claim 1, wherein said address, continuous to said designated address, is an address succeeding said designated address.
References Cited (Backward Citations)
US4520465A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-06-29 | 1990-12-29 | 1991-06-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-06-29 | 1994-12-29 | 1995-06-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-06-29 | 1998-12-29 | 1999-06-30 | $7700.00 | Window Closed / Lapsed |