Patent US4697268A successfully refreshed from Google Patents.
US4697268A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing apparatus with message acceptance monitoring
Assignee: Fujitsu Services Ltd
•
Filing: 1985-08-29
•
Granted: 1987-09-29
•
Expires: 2005-08-29
Abstract
Abstract Data processing apparatus includes a number of units connected by a bus over which each unit can send public write messages to all the other units in parallel. The units are connected in a loop by means of public write acceptance lines. Whenever a unit receives a public write message it sends an acceptance signal to the next unit in the loop. Each unit produces an error signal if it receives a public write message but does ot receive any corresponding acceptance signal, or if it receives an acceptance signal without having received a corresponding public write message. Thus, each unit checks its neighbors in the loop to ensure correct reception of the messages.
Inventors
- 👤 Peter L. L. Desyllas
- 👤 Nicholas P. Holt
- 👤 Finbar Naven
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 07:48
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/02; H04L12/16; H04L12/18; H04L12/1863; H04L12/1868; G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/173; G06F15/17337
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
133 words
Data processing apparatus comprising: (a) a plurality of data processing units, and (b) a bus interconnecting the units for broadcasting public write messages from any one of the units to the other units parallel, wherein the improvement comprises (i) a plurality of acceptance lines connecting the units together in a loop, (ii) means in each said unit for detecting a public write message on the bus and sending an acceptance signal over the acceptance line to the next unit in said loop, and (iii) means in each said unit for monitoring the acceptance line from the preceding unit in said loop and for producing an error signal whenever a public write message detected but no corresponding acceptance signal is received, and whenever an acceptance signal is received without any corresponding public write message.
Claim 2
Dependent Claim
133 words
Data processing apparatus comprising: (a) a plurality of data processing units, and (b) a bus interconnecting the units for broadcasting public write messages from any one of the units to the other units parallel, wherein the improvement comprises (i) a plurality of acceptance lines connecting the units together in a loop, (ii) means in each said unit for detecting a public write message on the bus and sending an acceptance signal over the acceptance line to the next unit in said loop, and (iii) means in each said unit for monitoring the acceptance line from the preceding unit in said loop and for producing an error signal whenever a public write message detected but no corresponding acceptance signal is received, and whenever an acceptance signal is received without any corresponding public write message.
Claim 3
Dependent Claim
16 words
Apparatus according to claim 1 wherein each of said units consists of a single VLSI chip.
Claim 4
Dependent Claim
20 words
Apparatus according to claim 1 wherein the error signals from all said units are connected to a common error line.
Claim 5
Dependent Claim
169 words
Data processing apparatus comprising: (a) a plurality of data processing units, and (b) a bus interconnecting the units, for transmitting messages between the units, each message including a function code indicating whether that message is a public write message intended to be accepted by all said units, wherein the improvement comprises: (i) a plurality of acceptance lines connecting the units together in a loop, (ii) means in each said unit for decoding the function code of each message on the bus, to produce an output acceptance signal if that code indicates that the message is a public write message, the output acceptance signal being fed over the acceptance line to the next unit in said loop, (iii) means in each said unit for receiving an input acceptance signal over the acceptance line from the preceding unit in said loop, and (iv) means in each said unit for comparing the input and output acceptance signals and for producing an error signal if only one of said acceptance signals is present.
Claim 6
Dependent Claim
169 words
Data processing apparatus comprising: (a) a plurality of data processing units, and (b) a bus interconnecting the units, for transmitting messages between the units, each message including a function code indicating whether that message is a public write message intended to be accepted by all said units, wherein the improvement comprises: (i) a plurality of acceptance lines connecting the units together in a loop, (ii) means in each said unit for decoding the function code of each message on the bus, to produce an output acceptance signal if that code indicates that the message is a public write message, the output acceptance signal being fed over the acceptance line to the next unit in said loop, (iii) means in each said unit for receiving an input acceptance signal over the acceptance line from the preceding unit in said loop, and (iv) means in each said unit for comparing the input and output acceptance signals and for producing an error signal if only one of said acceptance signals is present.
Claim 7
Dependent Claim
209 words
Data processing apparatus comprising: (a) a first plurality of data processing units, (b) a second plurality of data processing units, and (c) a bus interconnecting all said units, for transmitting messages between the units, each message including a function code indicating whether that message is a public write message intended to be accepted by all of the first plurality of units, wherein the improvement comprises: (i) a plurality of acceptance lines connecting the first plurality of units together in a loop, (ii) means in each of said first plurality of units for decoding the function code of each message on the bus to produce an output acceptance signal if the code indicates that the message is a public write message, the output acceptance signal being fed over the acceptance line to the next one of said first plurality of units in the loop, (iii) means in each said first plurality of units for receiving an input acceptance signal over the acceptance line from the preceding one of said first plurality of units in the looop, and (iv) means in each of said first plurality of units for comparing the input and output acceptance signals and for producing an error signal if only one of these acceptance signals is present.
Claim 8
Dependent Claim
209 words
Data processing apparatus comprising: (a) a first plurality of data processing units, (b) a second plurality of data processing units, and (c) a bus interconnecting all said units, for transmitting messages between the units, each message including a function code indicating whether that message is a public write message intended to be accepted by all of the first plurality of units, wherein the improvement comprises: (i) a plurality of acceptance lines connecting the first plurality of units together in a loop, (ii) means in each of said first plurality of units for decoding the function code of each message on the bus to produce an output acceptance signal if the code indicates that the message is a public write message, the output acceptance signal being fed over the acceptance line to the next one of said first plurality of units in the loop, (iii) means in each said first plurality of units for receiving an input acceptance signal over the acceptance line from the preceding one of said first plurality of units in the looop, and (iv) means in each of said first plurality of units for comparing the input and output acceptance signals and for producing an error signal if only one of these acceptance signals is present.
Claim 9
Dependent Claim
19 words
Apparatus according to claim 5 wherein at least one of said first plurality of units is a data processor.
Claim 10
Dependent Claim
29 words
Apparatus according to claim 6 wherein at least one other of said first plurality of units is a gateway unit for connecting the apparatus to other data processing apparatus.
Claim 11
Dependent Claim
19 words
Apparatus according to claim 5 wherein at least one of said second plurality of units is a store controller.
Claim 12
Dependent Claim
21 words
Apparatus according to claim 8 wherein at least one other of said second plurality of units is a disc file controller.
References Cited (Backward Citations)
US4186380A
Cited
US4138599A
Cited
US4511958A
Cited
US4347563A
Cited
US4410985A
Cited
US4486883A
Cited
US4539652A
Cited
US4551585A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1990-09-28 | 1991-03-30 | 1991-09-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1994-09-28 | 1995-03-30 | 1995-09-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1998-09-28 | 1999-03-30 | 1999-09-29 | $7700.00 | Window Closed / Lapsed |