Patent US2631286A successfully refreshed from Google Patents.
Patent US4737723A successfully refreshed from Google Patents.
US4737723A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Drop-out detection circuit
Assignee: Canon Inc
•
Filing: 1986-05-22
•
Granted: 1988-04-12
•
Expires: 2006-05-22
Abstract
Abstract The drop-out detection circuit includes basically an oscillator arranged to generate a clock signal of a predetermined frequency; a first flip-flop arranged to have the output signal thereof inverted by the clock signal and to be reset by a binary signal to be detected; and a second flip-flop arranged to sample and hold the output signal of the first flip-flop according to the clock signal.
Inventors
- 👤 Rikitaroh Mita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 11:36
CPC Classifications
G; G11; G11B; G11B20/00; G11B20/10; G11B20/18; H; H03; H03K; H03K5/00; H03K5/19
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
119 words
A drop-out detection circuit for a signal to be detected of varying frequency comprising: (a) means responsive to said signal to be detected for binary coding of said signal to be detected; (b) means for generating a clock signal of a predetermined frequency lower than said signal to be detected frequency; (c) means for detecting that the binary coded signal has assumed a predetermined state within each period of said clock signal, said detecting means including a first flip-flop connected so that an output signal thereof is inverted by said clock signal and reset by said binary coded signal; and (d) means for generating a drop-out detection signal on the basis of a signal produced from said detecting means.
Claim 2
Dependent Claim
119 words
A drop-out detection circuit for a signal to be detected of varying frequency comprising: (a) means responsive to said signal to be detected for binary coding of said signal to be detected; (b) means for generating a clock signal of a predetermined frequency lower than said signal to be detected frequency; (c) means for detecting that the binary coded signal has assumed a predetermined state within each period of said clock signal, said detecting means including a first flip-flop connected so that an output signal thereof is inverted by said clock signal and reset by said binary coded signal; and (d) means for generating a drop-out detection signal on the basis of a signal produced from said detecting means.
Claim 3
Dependent Claim
25 words
A circuit according to claim 1, wherein said signal to be detected is a frequency modulated signal; and said binary coding means includes a limiter.
Claim 4
Dependent Claim
36 words
A circuit according to claim 1, wherein said detecting means further includes a second flip-flop connected to said first flip-flop to sample and hold the output signal of said first flip-flop according to said clock signal.
Claim 5
Dependent Claim
33 words
A circuit according to claim 3, wherein a start timing of a drop-out period indicated by said drop-out detection signal coincides with an inverting timing of an output signal of said second flip-flop.
Claim 6
Dependent Claim
33 words
A circuit according to claim 4, wherein said drop-out detection signal generating means includes a third flip-flop which is arranged to sample and hold said binary coded signal according to said clock signal.
Claim 7
Dependent Claim
40 words
A circuit according to claim 5, wherein an ending timing of said drop-out period indicated by said drop-out detection signal coincides with a timing at which an output signal of said third flip-flop is first inverted after said start timing.
Claim 8
Dependent Claim
43 words
A circuit according to claim 7, wherein said drop-out detection signal generating means includes a fourth flip-flop which is arranged to be triggered by the output signal of said second flip-flop and to be reset by the output signal of said third flip-flop.
Claim 9
Dependent Claim
96 words
A drop-out detection circuit for a binary signal to be detected of varying frequency comprising: (a) an oscillator generating a clock signal of a predetermined frequency lower than said signal to be detected frequency; (b) a first flip-flop connected to said oscillator and responsive to said binary signal to be detected having the output signal thereof inverted by said clock signal and reset by said binary signal to be detected; and (c) a second flip-flop connected to said first flip-flop to sample and hold the output signal of said first flip-flop according to said clock signal.
Claim 10
Dependent Claim
96 words
A drop-out detection circuit for a binary signal to be detected of varying frequency comprising: (a) an oscillator generating a clock signal of a predetermined frequency lower than said signal to be detected frequency; (b) a first flip-flop connected to said oscillator and responsive to said binary signal to be detected having the output signal thereof inverted by said clock signal and reset by said binary signal to be detected; and (c) a second flip-flop connected to said first flip-flop to sample and hold the output signal of said first flip-flop according to said clock signal.
Claim 11
Dependent Claim
48 words
A circuit according to claim 8, further comprising a third flip-flop connected to said oscillator and responsive to said biary signal to be detected to sample and hold said binary signal to be detected, the sampling operation of said third flip-flop being performed according to said clock signal.
Claim 12
Dependent Claim
41 words
A circuit according to claim 9, further comprising a fourth flip-flop connected to said second and third flip-flops to be triggered by an output signal of said second flip-flop and to be reset by an output signal of said third flip-flop.
Claim 13
Dependent Claim
120 words
A drop-out detection apparatus for a signal to be detected comprising: (a) first detection means for generating a first detection signal in response to said signal to be detected for part of a period during which a drop-out of a signal to be detected is present; (b) second detection means for producing a second detection signal in response to said signal to be detected for part of a period during which the drop-out of the signal to be detected is not present; and (c) means connected to said first and second detection means for determining a drop-out period from the first detection signal produced from said first detection means and the second detection signal produced from said second detection means.
Claim 14
Dependent Claim
120 words
A drop-out detection apparatus for a signal to be detected comprising: (a) first detection means for generating a first detection signal in response to said signal to be detected for part of a period during which a drop-out of a signal to be detected is present; (b) second detection means for producing a second detection signal in response to said signal to be detected for part of a period during which the drop-out of the signal to be detected is not present; and (c) means connected to said first and second detection means for determining a drop-out period from the first detection signal produced from said first detection means and the second detection signal produced from said second detection means.
Claim 15
Dependent Claim
25 words
An apparatus according to claim 11, further comprising: (a) means responsive to said signal to be detected for binary coding the signal to be detected.
Claim 16
Dependent Claim
34 words
An apparatus according to claim 12, wherein said first detection means includes: (a) first sample holding means for sample holding a binary coded signal of said binary coding means with a predetermined clock signal.
Claim 17
Dependent Claim
38 words
An apparatus according to claim 13, wherein said second detection means includes: (a) a flip-flop which is reset by the binary coded output of said binary coding means and whose output is inverted by said predetermined clock signal.
Claim 18
Dependent Claim
33 words
An apparatus according to claim 14, wherein said second detection means further includes: (b) second sample holding means for sample holding an output of said flip-flop in accordance with said predetermined clock signal.
Claim 19
Dependent Claim
38 words
An apparatus according to claim 15, wherein said determination means includes: a flip-flop which is triggered by an output signal of said second sample holding means and is reset by an output of said first sample holding means.
Claim 20
Dependent Claim
17 words
An apparatus according to claim 13, wherein said first sample holding means is a D type flip-flop.
Claim 21
Dependent Claim
17 words
An apparatus according to claim 15, wherein said second sample holding means is a D type flip-flop.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-04-12 | 1991-10-12 | 1992-04-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-04-12 | 1995-10-12 | 1996-04-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-04-12 | 1999-10-12 | 2000-04-12 | $7700.00 | Window Closed / Lapsed |