Patent US3178640A successfully refreshed from Google Patents.
Patent US3087558A successfully refreshed from Google Patents.
Patent US4098937A successfully refreshed from Google Patents.
Patent US3402328A successfully refreshed from Google Patents.
Patent US4779042A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4779042A Expired / Lapsed US ⏱️ 0.0 years remaining

Computer-aided probe with tri-state circuitry test capability

Assignee: Grumman Corp
•
Filing: 1986-12-23
•
Granted: 1988-10-18
•
Expires: 2006-12-23
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A probe is connected to a tri-state circuit which generates a programmable dc voltage to be impressed on a circuit node by the probed tip. Memory is provided for storing any change in tip voltage signifying a fault in the tri-state test. A separate circuit detects programmable data levels to eliminate gray area ambiguities. Further, a quick-check circuit determines whether a node is short circuited by determining whether toggling can occur at a node.

Inventors

  • 👤 Michael Ugenti
  • 👤 Richard Caiola

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 16:19
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/165; G01R19/16533; G01R19/16557; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/31917; G01R31/31924

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 200 words
A computer-aided network comprising: a dual threshold detector having a signal input, a high reference input, and a low reference input; probe means having a tip for contacting circuit check points; means connecting the detector signal input to the probe; first programmable means for generating analog high and low reference signals for the high and low reference inputs of the detector; and memory means connected to the output of the detector for storing an output signal from the detector signifying the detection of a probe signal level between the low and high reference values; a circuit for checking tri-state operation of a circuit check point, the circuit comprising: first and second resistive means respectively connected to the high and low reference signals; switch means connecting the resistive means in parallel to a probe tip for producing a programmable voltage at the tip; wherein the tip voltage remains substantially constant when the tip contacts a circuit check point operating in a tri-state condition; the network further including trigger means connected to the detector output for generating a toggling signal in response to sequentially alternating pulses at the detector output signifying that a circuit check point is producing a normal binary signal.
Claim 2
Dependent Claim 200 words
A computer-aided network comprising: a dual threshold detector having a signal input, a high reference input, and a low reference input; probe means having a tip for contacting circuit check points; means connecting the detector signal input to the probe; first programmable means for generating analog high and low reference signals for the high and low reference inputs of the detector; and memory means connected to the output of the detector for storing an output signal from the detector signifying the detection of a probe signal level between the low and high reference values; a circuit for checking tri-state operation of a circuit check point, the circuit comprising: first and second resistive means respectively connected to the high and low reference signals; switch means connecting the resistive means in parallel to a probe tip for producing a programmable voltage at the tip; wherein the tip voltage remains substantially constant when the tip contacts a circuit check point operating in a tri-state condition; the network further including trigger means connected to the detector output for generating a toggling signal in response to sequentially alternating pulses at the detector output signifying that a circuit check point is producing a normal binary signal.
Claim 3
Dependent Claim 34 words
The structure set forth in claim 1 wherein the detector comprises: first and second comparators having their first inputs connected in parallel; and their second inputs connected to respective high and low reference inputs.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-18 1992-04-18 1992-10-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-18 1996-04-18 1996-10-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-18 2000-04-18 2000-10-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag