Patent US4782033A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4782033A Expired / Lapsed US ⏱️ 0.0 years remaining

Process for producing CMOS having doped polysilicon gate by outdiffusion of boron from implanted silicide gate

Assignee: Siemens AG
•
Filing: 1986-11-10
•
Granted: 1988-11-01
•
Expires: 2006-11-10
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process for the production of highly integrated circuits contaiining p- and n-channel MOS transistors including gate electrodes which consist of a doped double layer of polysilicon and metal silicide. The gates are doped with boron and are produced by diffusion from the metal silicide layer which has previously been doped with boron by ion implantation into the undoped polysilicon layer. The metal silicide layer preferably consisting of tantalum silicide is provided with a masking layer consisting of SiO 2 , and the structuring of the boron-doped silicide gate and the masking layer is carried out after the boron atoms have been diffused in. The process serves to safely avoid undesired boron penetration effects which considerably influence the short channel properties of the transistors. The process is used for the production of CMOS-circuits having a high packing density.

Inventors

  • 👤 Heike Gierisch
  • 👤 Franz Neppl

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 13:00
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/0172; H10D84/0174; H10P; H10P32/00; H10P32/30; H10P32/302; H10D64/00; H10D64/60; H10D64/66; H10D64/661; H10D64/662; H10D64/663; H10D84/02; H10D84/03; H10D84/038

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 166 words
A process for the production of highly integrated circuits which p- and n-channel MOS transistors and gate electrodes consisting of double layers of a refractory metal silicide and polycrystalline silicon which comprises: providing a silicon substrate, forming gate oxide and field oxide layers on said substrate, depositing an undoped polycrystalline silicon layer over said gate oxide layer, applying a refractory metal silicide layer over said undoped polycrystalline silicon layer, applying a masking layer over the double layer of undoped polycrystalline silicon and refractory metal silicide, to thereby mask the source/drain implantation to be forme in the n-channel MOS transistors, introducing boron ions into said refractory metal silicide layer by ion implantation over the entire surface, subjecting the boron infiltrated material to a sufficiently high temperature and time to cause boron ions to diffuse out of the refractory metal silicide layer into said polycrystalline layer while causing crystalline of said double layer, and forming gate electrodes in said double layer through the use of said masking layer.
Claim 2
Dependent Claim 166 words
A process for the production of highly integrated circuits which p- and n-channel MOS transistors and gate electrodes consisting of double layers of a refractory metal silicide and polycrystalline silicon which comprises: providing a silicon substrate, forming gate oxide and field oxide layers on said substrate, depositing an undoped polycrystalline silicon layer over said gate oxide layer, applying a refractory metal silicide layer over said undoped polycrystalline silicon layer, applying a masking layer over the double layer of undoped polycrystalline silicon and refractory metal silicide, to thereby mask the source/drain implantation to be forme in the n-channel MOS transistors, introducing boron ions into said refractory metal silicide layer by ion implantation over the entire surface, subjecting the boron infiltrated material to a sufficiently high temperature and time to cause boron ions to diffuse out of the refractory metal silicide layer into said polycrystalline layer while causing crystalline of said double layer, and forming gate electrodes in said double layer through the use of said masking layer.
Claim 3
Dependent Claim 14 words
A process according to claim 1 wherein said refractory metal silicide is tantalum silicide.
Claim 4
Dependent Claim 16 words
A process according to claim 1 wherein said masking layer is composed of SiO 2 .
Claim 5
Dependent Claim 29 words
A process according to claim 3 wherein said SiO 2 is the thermal decomposition product of tetraethylorthosilicate, and said masking layer has a thickness of at least 100 nm.
Claim 6
Dependent Claim 30 words
A process according to claim 1 wherein said double layer consists of a thickness of about 100 nm undoped polycrystalline silicon and a thickness of about 200 nm tantalum silicide.
Claim 7
Dependent Claim 32 words
A process according to claim 1 wherein the implantation of boron ions takes place at a dosage of about 5×10 15 cm -2 and at an energy level of about 40 keV.
Claim 8
Dependent Claim 30 words
A process according to claim 1 wherein the high temperature treatment is carried out at a temperature of about 900° C. for a time of from 1 to 2 hours.

References Cited (Backward Citations)

US4180596A Cited
US4276557A Cited
US4329706A Cited
US4443930A Cited
US4450620A Cited
US4525378A Cited
US4593454A Cited
US4555842A Cited
US4640844A Cited
EP0163871A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-11-01 1992-05-02 1992-11-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-11-01 1996-05-02 1996-11-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-11-01 2000-05-02 2000-11-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag