Patent US4845383A successfully refreshed from Google Patents.
US4845383A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High frequency voltage comparator circuit
Assignee: Toshiba Corp
•
Filing: 1983-03-29
•
Granted: 1989-07-04
•
Expires: 2003-03-29
Abstract
Abstract A voltage comparator circuit that is useful in A/D converters and D/A converters. The circuit comprises a comparison capacitor, a holding capacitor and input switching transistors. The holding capacitor holds the comparison voltage applied to it from the input switching transistors through the comparison capacitor. Therefore, the circuit can perform accurate voltage comparison even if the input voltages are sampled at a high sampling frequency.
Inventors
- 👤 Tetsuya Iida
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 09:40
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/0038; G01R19/10; H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2472; H03K5/249
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
335 words
A voltage comparator circuit comprising: a first amplifier; first and second transistor switching means for switching first and second input voltages, said first and second transistor switching means each having a current path, each of said current paths having first and second ends, said first ends receiving first and second input voltages, respectively, and said second ends being connected to each other to define a first node, said first and second transistor switching means each having at least one gate receiving at least one of first and second clock signals, said first and second transistor switching means alternatively delivering the first and second input voltages to said first node in synchronism with said first and second clock signals, respectively; generating and delivering means for generating and delivering an operating point voltage to a first capacitive element, including an operating point voltage generator and a third transistor switching means having at least one gate and a current path, said current path of said third transistor switching means being connected between said operating point voltage generator and said first capacitive element, said first capacitive element being connected between said third transistor switching means and said first node, and said third transistor switching means delivering said operating point voltage to said first capacitive element in synchronism with said first clock signal; and holding means for holding a difference voltage, said holding means including a second capacitive element, a fourth transistor switching means having a current path and at least one gate, a second node defining the junction between the current path of said third transistor switching means and said first capacitive element, said current path of said fourth transistor switching means being connected between said second capacitive element and said second node, and said second capacitive element being connected between said fourth transistor switching means and ground potential, said holding means holding said difference voltage between said first and second input voltages and applying said difference voltage to said first amplifier in synchronism with said second clock signal.
Claim 2
Dependent Claim
335 words
A voltage comparator circuit comprising: a first amplifier; first and second transistor switching means for switching first and second input voltages, said first and second transistor switching means each having a current path, each of said current paths having first and second ends, said first ends receiving first and second input voltages, respectively, and said second ends being connected to each other to define a first node, said first and second transistor switching means each having at least one gate receiving at least one of first and second clock signals, said first and second transistor switching means alternatively delivering the first and second input voltages to said first node in synchronism with said first and second clock signals, respectively; generating and delivering means for generating and delivering an operating point voltage to a first capacitive element, including an operating point voltage generator and a third transistor switching means having at least one gate and a current path, said current path of said third transistor switching means being connected between said operating point voltage generator and said first capacitive element, said first capacitive element being connected between said third transistor switching means and said first node, and said third transistor switching means delivering said operating point voltage to said first capacitive element in synchronism with said first clock signal; and holding means for holding a difference voltage, said holding means including a second capacitive element, a fourth transistor switching means having a current path and at least one gate, a second node defining the junction between the current path of said third transistor switching means and said first capacitive element, said current path of said fourth transistor switching means being connected between said second capacitive element and said second node, and said second capacitive element being connected between said fourth transistor switching means and ground potential, said holding means holding said difference voltage between said first and second input voltages and applying said difference voltage to said first amplifier in synchronism with said second clock signal.
Claim 3
Dependent Claim
47 words
A voltage comparator circuit according to claim 1, wherein said operating point voltage generator comprises a second amplifier having an input terminal and an output terminal, said second amplifier having the same structure as said first amplifier and having its input terminal connected to its output terminal.
Claim 4
Dependent Claim
47 words
A voltage comparator circuit according to claim 1, wherein said first amplifier comprises an FET source follower circuit having a gate and a source, said gate receiving said difference voltage held by said holding means, and said source delivering an amplified signal proportional to said difference voltage.
Claim 5
Dependent Claim
27 words
A voltage comparator circuit according to claim 1, wherein said first, second, third and fourth transistor switching means comprise field effect transistors of the same channel type.
Claim 6
Dependent Claim
23 words
A voltage comparator circuit according to claim 1, wherein said first, second, third and fourth transistor switching means are CMOS field effect transistors.
Claim 7
Dependent Claim
104 words
A voltage comparator circuit according to claim 1, wherein said first amplifier includes an inverter comprising a depletion type field effect transistor having a current path and a gate, and an enhancement type field effect transistor having a current path and a gate, said enhancement type field effect transistor being connected to a junction between said fourth transistor means and said second capacitive element to receive said difference voltage through said gate of said enhancement type field effect transistor, said current path of said depletion type field effect transistor being connected in series to the current path of said enhancement type field effect transistor.
References Cited (Backward Citations)
US3638129A
Cited
US3676702A
Cited
US3818246A
Cited
US3848139A
Cited
US4097753A
Cited
US4197472A
Cited
US4211942A
Cited
DE2855584A1
Cited
US4191900A
Cited
US4316105A
Cited
US4237390A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-07-03 | 1993-01-02 | 1993-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-07-03 | 1997-01-02 | 1997-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-07-03 | 2001-01-02 | 2001-07-04 | $7700.00 | Window Closed / Lapsed |