US4908614A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Image data output apparatus
Assignee: Victor Company of Japan Ltd
•
Filing: 1988-03-10
•
Granted: 1990-03-13
•
Expires: 2008-03-10
Abstract
Abstract An image data output apparatus having a plurality of memories, a plurality of latch circuits corresponding in number to the memories, a data selector, and a timing pulse generator. A plurality of pixel data corresponding to a plurality of pixels constituting an image are stored in the memories. A plurality of read clock signals having different timings are supplied from the timing pulse generator to the memories to read pixel data from the memories at different timings. The read-out pixel data are applied at different timings to the latch circuits. A plurality of latch signals having different timings are supplied from the timing pulse generator to the latch circuits to thereby make definite the pixel data at the latch circuits at different timings. The definite pixel data are supplied to the data selector to which a select signal from the timing pulse generator is applied. Thus, the pixel data are sequentially outputted one after another from the data selector.
Inventors
- 👤 Tooru Yamagishi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:32
CPC Classifications
G; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G09G5/395
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
240 words
A image data output apparatus wherein a plurality of read clock signals from a timing pulse generator are sequentially applied one after another to a plurality of memories to read out therefrom each one of a plurality of pixel data stored therein corresponding to a plurality of pixels constituting an image, said plurality of read-out pixel data are applied to latch circuits to latch said read-out pixel data upon application of latch signals from the timing pulse generator to the latch circuits, and a plurality of said latched pixel data are applied to a data selector to serially output the plurality of latched pixel data therefrom upon application of data selector signals from the timing pulse generator to the data selector, the: a plurality of said latch circuits corresponding in number to that of the plurality of said memories are provided, each of the plurality of latch circuits being supplied with pixel data from a corresponding one of the plurality of memories, a plurality of read clock signals are outputted from said timing pulse generator at different respective timings, each respective one of said plurality of read clock signals being applied to a respective one of said plurality of memories, and a plurality of respective latch signals are outputted from said timing pulse generator at different respective timings, each respective one of said plurality of latch signals being applied to a corresponding respective one of said plurality of latch circuits.
Claim 2
Dependent Claim
240 words
A image data output apparatus wherein a plurality of read clock signals from a timing pulse generator are sequentially applied one after another to a plurality of memories to read out therefrom each one of a plurality of pixel data stored therein corresponding to a plurality of pixels constituting an image, said plurality of read-out pixel data are applied to latch circuits to latch said read-out pixel data upon application of latch signals from the timing pulse generator to the latch circuits, and a plurality of said latched pixel data are applied to a data selector to serially output the plurality of latched pixel data therefrom upon application of data selector signals from the timing pulse generator to the data selector, the: a plurality of said latch circuits corresponding in number to that of the plurality of said memories are provided, each of the plurality of latch circuits being supplied with pixel data from a corresponding one of the plurality of memories, a plurality of read clock signals are outputted from said timing pulse generator at different respective timings, each respective one of said plurality of read clock signals being applied to a respective one of said plurality of memories, and a plurality of respective latch signals are outputted from said timing pulse generator at different respective timings, each respective one of said plurality of latch signals being applied to a corresponding respective one of said plurality of latch circuits.
Claim 3
Dependent Claim
39 words
An image data output apparatus according to claim 1, wherein said data selector signals from said timing pulse generator are applied to said data selector after said plurality of pixel data become definite at said plurality of latch circuits.
Claim 4
Dependent Claim
145 words
An image data output apparatus according to claim 1, wherein said timing pulse generator comprises: a counter for counting a main clock signal for display purposes having a frequency identical to that used for displaying one pixel, a decoder for respectively outputting a first decoded signal (Q1) and a second decoded signal (Q2) when a count value of said counter respectively takes a first predetermined value and a second predetermined valuel which is more than the first predetermined value, a first shift register (15) for generating said plurality of read clock signals at different respective timings by delaying said first decoded signal for every one clock cycle of said main clock signal, and a second shift register (16) for generating said plurality of latch signals at different respective timings by delaying said second decoded signal for every one clock cycle of said main clock signal.
Claim 5
Dependent Claim
38 words
An image data output apparatus according n to claim 3, wherein said counter has a clear terminal to which a horizontal blanking signal is applied for stopping the count operation of said counter during a horizontal blanking period.
References Cited (Backward Citations)
US4401985A
Cited
JPS58220588A
Cited
US4758883A
Cited
US4616336A
Cited
JPS59228476A
Cited
US4626902A
Cited
US4672369A
Cited
US4661841A
Cited
US4701864A
Cited
JPS62108282A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-03-12 | 1993-09-11 | 1994-03-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-03-12 | 1997-09-11 | 1998-03-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-03-12 | 2001-09-11 | 2002-03-13 | $7700.00 | Window Closed / Lapsed |