US4949154A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thin dielectrics over polysilicon
Assignee: Texas Instruments Inc
•
Filing: 1989-03-30
•
Granted: 1990-08-14
•
Expires: 2009-03-30
Abstract
Abstract The present invention teaches a new method for formation of thin dielectrics over polysilicon. This technique permits the fabrication of poly-to-poly capacitors with high specific capacitance (capacitance per unit area). This technique is completely compatible with standard MOS dual poly regrown gate oxide processes. The high value of specific capacitance is achieved by using a composite dielectric which has high dielectric integrity and whose thickness is completely independent of the formation of the regular gate oxide under the second poly. No extra mask steps are required. The composite dielectric is formed as a grown or deposited oxide followed by a deposited nitride which is then reoxidized. Optionally, a second oxide is deposited before reoxidation performed.
Inventors
- 👤 Roger A. Haken
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 03:30
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/60; H10D1/68; H10P; H10P14/00; H10P14/60; H10P14/63; H10P14/6326; H10P14/6328
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
119 words
An integrated semiconductor device comprising: a substrate having a stack area and a transistor area; an insulating layer formed on said substrate over said stack area; a first conductive layer formed on said insulating layer; a first silicon dioxide layer formed on said first conductive layer; a silicon nitride layer formed on said first silicon dioxide layer; a second silicon dioxide layer, said second silicon dioxide layer being formed by thermal oxidation of said silicon nitride layer, of the exposed portions of said first conductive layer and of the exposed portions of said substrate; and a second conductive layer formed on said second silicon dioxide layer, said second conductive layer formed over said stack area and said transistor area.
Claim 2
Dependent Claim
119 words
An integrated semiconductor device comprising: a substrate having a stack area and a transistor area; an insulating layer formed on said substrate over said stack area; a first conductive layer formed on said insulating layer; a first silicon dioxide layer formed on said first conductive layer; a silicon nitride layer formed on said first silicon dioxide layer; a second silicon dioxide layer, said second silicon dioxide layer being formed by thermal oxidation of said silicon nitride layer, of the exposed portions of said first conductive layer and of the exposed portions of said substrate; and a second conductive layer formed on said second silicon dioxide layer, said second conductive layer formed over said stack area and said transistor area.
Claim 3
Dependent Claim
16 words
An integrated circuit device as in claim 1, wherein said substrate is a crystalline silicon substrate.
Claim 4
Dependent Claim
15 words
An integrated circuit device as in claim 1, wherein said insulator layer comprises silicon dioxide.
Claim 5
Dependent Claim
53 words
An integrated circuit device as in claim 1, further comprising a first doped region formed on said substrate, horizontally adjacent to said second conductive layer; and a second doped region formed on said substrate, horizontally adjacent to said second conductive layer and formed opposite said second conductive layer from said first doped region.
Claim 6
Dependent Claim
25 words
An integrated circuit device as in claim 1, wherein said second silicon dioxide layer is thinner over said stacked region than over said transistor region.
Claim 7
Dependent Claim
27 words
An integrated circuit device as in claim 1, wherein said first conductive layer comprises doped polycrystalline silicon having a resistivity of less than 100 ohms per square.
Claim 8
Dependent Claim
123 words
An integrated semiconductor device comprising: a substrate having a stack area and a transistor area; an insulating layer formed on said substrate over said stack area; a first polycrystalline silicon layer formed on said insulating layer; a first silicon dioxide layer formed on said first polycrystalline silicon layer; a silicon nitride layer formed on said first silicon dioxide layer; a second silicon dioxide layer, said second silicon dioxide layer being formed by thermal oxidation of said silicon nitride layer, of the exposed portions of said first conductive layer and of the exposed portions of said substrate; and a second polycrystalline silicon layer formed on said second silicon dioxide layer, said second polycrystalline silicon layer formed over said stack area and said transistor area.
Claim 9
Dependent Claim
123 words
An integrated semiconductor device comprising: a substrate having a stack area and a transistor area; an insulating layer formed on said substrate over said stack area; a first polycrystalline silicon layer formed on said insulating layer; a first silicon dioxide layer formed on said first polycrystalline silicon layer; a silicon nitride layer formed on said first silicon dioxide layer; a second silicon dioxide layer, said second silicon dioxide layer being formed by thermal oxidation of said silicon nitride layer, of the exposed portions of said first conductive layer and of the exposed portions of said substrate; and a second polycrystalline silicon layer formed on said second silicon dioxide layer, said second polycrystalline silicon layer formed over said stack area and said transistor area.
Claim 10
Dependent Claim
16 words
An integrated circuit device as in claim 7, wherein said substrate is a crystalline silicon substrate.
Claim 11
Dependent Claim
15 words
An integrated circuit device as in claim 7, wherein said insulator layer comprises silicon dioxide.
Claim 12
Dependent Claim
55 words
An integrated circuit device as in claim 7, further comprising a first doped region formed on said substrate, horizontally adjacent to said second polycrystalline silicon layer; and a second doped region formed on said substrate, horizontally adjacent to said second polycrystalline silicon layer and formed opposite said second polycrystalline layer from said first doped region.
Claim 13
Dependent Claim
24 words
An integrated circuit device as in claim 7, wherein second silicon dioxide layer is thinner over said stacked region than over said transistor region.
Claim 14
Dependent Claim
28 words
An integrated circuit device as in claim 7, wherein said first polycrystalline silicon layer comprises doped polycrystalline silicon having a resistivity of less than 100 ohms per square.
References Cited (Backward Citations)
US4115914A
Cited
JPS5363879A
Cited
US4270262A
Cited
US4426764A
Cited
JPS5522881A
Cited
JPS5522880A
Cited
US4466172A
Cited
US4329706A
Cited
US4451904A
Cited
US4409723A
Cited
US4495693A
Cited
US4455568A
Cited
US4490900A
Cited
US4577390A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1993-08-13 | 1994-02-12 | 1994-08-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1997-08-13 | 1998-02-12 | 1998-08-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2001-08-13 | 2002-02-12 | 2002-08-14 | $7700.00 | Window Closed / Lapsed |