Patent US4959564A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4959564A Expired / Lapsed US ⏱️ 0.0 years remaining

Sense amplifier power down circuitry for programmable logic device

Assignee: STMicroelectronics lnc USA
•
Filing: 1989-01-06
•
Granted: 1990-09-25
•
Expires: 2009-01-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A Programmable Logic Device includes a programmable array arranged in columns and rows. A sense amplifier is connected to each column of the programmable array and includes a power terminal, a grounding terminal, and a programmable switch connecting between the amplifier common line and the grounding terminal.

Inventors

  • 👤 Randy C. Steele

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 20:21
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/017581; H03K19/0185; H03K19/018585

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 134 words
Sense amplifier circuitry for use in a programmable logic device, comprising: a power supply having positive and ground terminals; at least one sense amplifier input stage connected to said power supply and having an input terminal connected to a product term signal line of the programmable logic device; a sense amplifier output stage connected to said power supply and said sense amplifier input stage at a common node, said output stage having an output signal terminal; and a switch connected between one terminal of said power supply and said sense amplifier input stage and said sense amplifier output stage, wherein said switch has a control input, and wherein the application of a selected signal to the control input causes said switch to disconnect the sense amp from the one terminal of said power supply.
Claim 2
Dependent Claim 134 words
Sense amplifier circuitry for use in a programmable logic device, comprising: a power supply having positive and ground terminals; at least one sense amplifier input stage connected to said power supply and having an input terminal connected to a product term signal line of the programmable logic device; a sense amplifier output stage connected to said power supply and said sense amplifier input stage at a common node, said output stage having an output signal terminal; and a switch connected between one terminal of said power supply and said sense amplifier input stage and said sense amplifier output stage, wherein said switch has a control input, and wherein the application of a selected signal to the control input causes said switch to disconnect the sense amp from the one terminal of said power supply.
Claim 3
Dependent Claim 43 words
The sense amplifier circuitry of claim 1, wherein said switch is connected between the power supply ground terminal and said common node, and wherein said output stage includes a pull-up device connected between the output signal terminal and the power supply positive terminal.
Claim 4
Dependent Claim 17 words
The sense amplifier circuitry of claim 2, wherein the pull-up device comprises an N-channel depletion mode transistor.
Claim 5
Dependent Claim 19 words
The sense amplifier circuitry of claim 1, wherein the selected signal is generated by a non-volatile programmed memory bit.

References Cited (Backward Citations)

US4687951A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-09-24 1994-03-26 1994-09-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-09-24 1998-03-26 1998-09-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-09-24 2002-03-26 2002-09-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag