Patent US4965668A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4965668A Expired / Lapsed US ⏱️ 0.0 years remaining

Adaptive rounder for video signals

Assignee: Grass Valley USA LLC
•
Filing: 1989-11-09
•
Granted: 1990-10-23
•
Expires: 2009-11-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An adaptive rounder for avoiding truncation errors for digital video signal has a dither source that is modified by the bits of an integer portion of an input digital signal corresponding to the video signal. A dither signal from the dither source has a number of bits equal to a fractional portion of the input digital signal. The dither signal is added to the input digital signal and the result is truncated to produce an output digital signal having a number of bits equal to the integer portion.

Inventors

  • 👤 John Abt
  • 👤 James A. Delwiche

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 07:39
CPC Classifications
H; H04; H04N; H04N19/00; H04N19/90; H04N5/00; H04N5/14; G; G09; G09G; G09G3/00; G09G3/20; G09G3/2007; G09G3/2044; G09G3/2048

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 82 words
An adaptive rounder for reducing the number of bits between an input digital signal and an output digital signal comprising: means for generating a dither signal having a number of bits equal to the difference in the number of bits between the input and output digital signals, the dither signal being a function of a modifier input signal derived from the input digital signal; and means for combining the dither signal with the input digital signal to produce the output digital signal.
Claim 2
Dependent Claim 82 words
An adaptive rounder for reducing the number of bits between an input digital signal and an output digital signal comprising: means for generating a dither signal having a number of bits equal to the difference in the number of bits between the input and output digital signals, the dither signal being a function of a modifier input signal derived from the input digital signal; and means for combining the dither signal with the input digital signal to produce the output digital signal.
Claim 3
Dependent Claim 49 words
An adaptive rounder as recited in claim 1 wherein the input digital signal is a composite video signal further comprising means for filtering the dither signal prior to input to the combining means to remove components of the dither signal at a subcarrier frequency of the composite video signal.
Claim 4
Dependent Claim 60 words
An adaptive rounder as recited in claim 1 wherein the generating means comprises: a random number generator that is reset for each frame of the input digital signal to produce a fixed grid dither signal; and means for scrambling the fixed grid dither signal when the input signal is changing to produce a random dither signal as the dither signal.
Claim 5
Dependent Claim 58 words
An adaptive rounder as recited in claim 3 wherein the scrambling means comprises a plurality of exclusive OR gates, each having as one input one of the bits of the fixed grid dither signal and as another input one of the bits of the input digital signal, the output of the exclusive OR gates being the dither signal.
Claim 6
Dependent Claim 43 words
An adaptive rounder as recited in claims 4 wherein the least significant bits of the input digital signal are combined with the most significant bits of the fixed grid dither signal in the plurality of exclusive OR gates to produce the dither signal.
Claim 7
Dependent Claim 89 words
An adaptive rounder as recited in claim 1 wherein the generating means comprises: a plurality of random number generators, one for each of the possible bit combinations for the output digital signal, each random number generator outputting a fixed grid dither signal; and means for selecting one at a time the random number generators for output to produce the dither signal, the random number generator selected being a function of the value of the bits of the input digital signal corresponding to the bits of the output digital signal.

References Cited (Backward Citations)

US4764748A Cited
US4654695A Cited
US4727506A Cited
US4893316A Cited
US4652832A Cited
US4845498A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1993-10-22 1994-04-23 1994-10-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1997-10-22 1998-04-23 1998-10-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2001-10-22 2002-04-23 2002-10-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag