US5053648A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Master slice cmos array having complementary columns
Assignee: US Philips Corp
•
Filing: 1990-05-10
•
Granted: 1991-10-01
•
Expires: 2010-05-10
Abstract
Abstract A master slice semiconductor integrated circuit comprising ROM memory cells which consist of NMOS-transistors as well as PMOS-transistors. In order to increase the integration density on the master slice, the NMOS-transistors and the PMOS-transistors (memory cells) in one and the same row are controlled via one and the same word line. The circuit includes row selection means, for example, an exclusive-OR circuit for each row, for selecting either a single row of NMOS cells or a single row of PMOS cells.
Inventors
- 👤 Andreas A. J. M. van den Elshout
- 👤 Hendrikus J. M. Veendrick
- 👤 Dirk W. Harberts
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 22:54
CPC Classifications
G; G11; G11C; G11C16/00; G11C11/00; G11C11/005
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
129 words
An integrated semiconductor circuit of the master slice or gate array type, comprising memory cells arranged in rows and columns and which are of the read-only type, said memory cells being subdivided into a first and a second group, which first and second groups comprise transistors of a first and a second conductivity type, respectively, column selection means for selecting, in response to a column selection signal, an output of either the first or the second group, wherein inputs of the first and the second group of memory cells in one and the same row are interconnected for the reception of a common row selection signal, and row selection means for selecting a single row of memory cells of either the first or the second group of memory cells.
Claim 2
Dependent Claim
129 words
An integrated semiconductor circuit of the master slice or gate array type, comprising memory cells arranged in rows and columns and which are of the read-only type, said memory cells being subdivided into a first and a second group, which first and second groups comprise transistors of a first and a second conductivity type, respectively, column selection means for selecting, in response to a column selection signal, an output of either the first or the second group, wherein inputs of the first and the second group of memory cells in one and the same row are interconnected for the reception of a common row selection signal, and row selection means for selecting a single row of memory cells of either the first or the second group of memory cells.
Claim 3
Dependent Claim
42 words
An integrated semiconductor circuit as claimed in claim 1, wherein for each row the row selection means comprise an inverter and a switching element for presenting either an inverted or a non-inverted common row selection signal in dependence on an address signal.
Claim 4
Dependent Claim
23 words
An integrated semiconductor circuit as claimed in claim 2, wherein the inverter and the switching element in a row comprise an exclusive-OR circuit.
Claim 5
Dependent Claim
21 words
An integrated semiconductor circuit as claimed in claim 2 wherein the column selection means also receive the address signal during operation.
Claim 6
Dependent Claim
67 words
An integrated semiconductor circuit as claimed in claim 1 comprising: controllable precharge means for charging and discharging the outputs of the first group and for discharging and charging the outputs of the second group, respectively, wherein the semiconductor circuit also comprises controllable sampling means for coupling the memory cells to a supply terminal, the precharge means and the sampling means being activated in phase opposition during operation.
Claim 7
Dependent Claim
67 words
An integrated semiconductor circuit as claimed in claim 2 comprising: controllable precharge means for charging and discharging the outputs of the first group and for discharging and charging the outputs of the second group, respectively, wherein the semiconductor circuit also comprises controllable sampling means for coupling the memory cells to a supply terminal, the precharge means and the sampling means being activated in phase opposition during operation.
Claim 8
Dependent Claim
67 words
An integrated semiconductor circuit as claimed in claim 4 comprising: controllable precharge means for charging and discharging the outputs of the first group and for discharging and charging the outputs of the second group, respectively, wherein the semiconductor circuit also comprises controllable sampling means for coupling the memory cells to a supply terminal, the precharge means and the sampling means being activated in phase opposition during operation.
Claim 9
Dependent Claim
41 words
An integrated semiconductor circuit as claimed in claim 1 further comprising means for supplying an address signal to both the column selection means and the row selection means and wherein said column selection signal is a part of said address signal.
Claim 10
Dependent Claim
55 words
An integrated semiconductor circuit as claimed in claim 1 further comprising first and second controlled switching means for selectively coupling the transistors of said first and second groups of memory cells to first and second supply voltage terminals, respectively, and means for selectively closing said first and second switching means in mutually exclusive time intervals.
References Cited (Backward Citations)
US4069426A
Cited
US4032894A
Cited
JPS5375832A
Cited
US4287571A
Cited
US4426686A
Cited
US4485460A
Cited
US4506341A
Cited
US4773047A
Cited
US4740721A
Cited
US4899308A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-09-30 | 1995-04-01 | 1995-10-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-09-30 | 1999-04-01 | 1999-10-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-09-30 | 2003-04-01 | 2003-10-01 | $7700.00 | Window Closed / Lapsed |