US5079670A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Metal plate capacitor and method for making the same
Assignee: Texas Instruments Inc
•
Filing: 1990-02-27
•
Granted: 1992-01-07
•
Expires: 2010-02-27
Abstract
Abstract A metal-to-polysilicon capacitor, a floating-gate transistor containing such a capacitor, and a method for making the same is disclosed. The bottom plate of the capacitor is formed over a field oxide structure, and the multilevel dielectic is deposited thereover. The multilevel dielectric is removed from the capacitor area, and an oxide/nitride dielectric is deposited over the exposed bottom plate and over the multilevel by way of LPCVD. A first layer of titanium/tungsten is preferably deposited prior to contact etch, and the contacts to moat and unrelated polysilicon are formed. Metallization is sputtered overall, and the metal and titanium/tungsten are cleared to leave the metallization filling the contact holes, and a capacitor having a titanium/tungsten and metal top plate.
Inventors
- 👤 Howard L. Tigelaar
- 👤 James L. Paterson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 18:30
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/60; H10D1/68; H10D30/00; H10D30/60; H10D30/68; H10D30/681
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
134 words
An integrated circuit comprising selected polysilicon structures and diffusion regions, and at least one capacitor formed at predetermined locations at the surface of a semiconductor body, comprising: a bottom plate comprising a diffusion region formed at said surface; a multilevel dielectric layer disposed outwardly of said semiconductor body so as to cover said selected polysilicon structures and diffusion areas, and said dielectric layer defining an opening so as to expose a selected capacitor portion of said bottom plate; a capacitor dielectric layer, disposed outwardly of said multilevel dielectric and in contact with said capacitor portion of said bottom plate, and extending over said multilevel dielectric elsewhere; a top plate, comprising a metal layer, disposed over and in contact with said capacitor dielectric layer at a location overlying said capacitor portion of said bottom plate.
Claim 2
Dependent Claim
134 words
An integrated circuit comprising selected polysilicon structures and diffusion regions, and at least one capacitor formed at predetermined locations at the surface of a semiconductor body, comprising: a bottom plate comprising a diffusion region formed at said surface; a multilevel dielectric layer disposed outwardly of said semiconductor body so as to cover said selected polysilicon structures and diffusion areas, and said dielectric layer defining an opening so as to expose a selected capacitor portion of said bottom plate; a capacitor dielectric layer, disposed outwardly of said multilevel dielectric and in contact with said capacitor portion of said bottom plate, and extending over said multilevel dielectric elsewhere; a top plate, comprising a metal layer, disposed over and in contact with said capacitor dielectric layer at a location overlying said capacitor portion of said bottom plate.
Claim 3
Dependent Claim
32 words
The capacitor of claim 1, wherein said top plate comprises: a first metal layer in contact with said capacitor dielectric; and a second metal layer in contact with said first metal layer.
Claim 4
Dependent Claim
14 words
The capacitor of claim 2, wherein said first metal layer comprises titanium and tungsten.
Claim 5
Dependent Claim
12 words
The capacitor of claim 2, wherein said first metal layer comprises aluminum.
Claim 6
Dependent Claim
19 words
The capacitor of claim 1, wherein said bottom plate further comprises a silicide film disposed over said diffusion region.
Claim 7
Dependent Claim
12 words
The capacitor of claim 1, Wherein said capacitor dielectric comprises silicon dioxide.
Claim 8
Dependent Claim
12 words
The capacitor of claim 1, wherein said capacitor dielectric comprises silicon nitride.
Claim 9
Dependent Claim
13 words
The capacitor of claim 7, wherein said capacitor dielectric further comprises silicon dioxide.
Claim 10
Dependent Claim
21 words
The capacitor of claim 1, wherein said capacitor dielectric comprises: a layer of silicon dioxide; and a layer of silicon nitride.
Claim 11
Dependent Claim
17 words
The capacitor of claim 9, wherein said layer of silicon nitride overlies said layer of silicon dioxide.
Claim 12
Dependent Claim
23 words
The capacitor of claim 10, wherein said capacitor dielectric further comprises a second layer of silicon dioxide overlying said layer of silicon nitride.
Claim 13
Dependent Claim
23 words
The capacitor of claim 10, wherein said capacitor dielectric further comprises a second layer of silicon nitride overlying said layer of silicon dioxide.
Claim 14
Dependent Claim
17 words
The capacitor of claim 9, wherein said layer of silicon dioxide overlies said layer of silicon nitride.
Claim 15
Dependent Claim
15 words
The capacitor of claim 1 wherein said multilevel dielectric layer is a doped silicon dioxide.
References Cited (Backward Citations)
US4410867A
Cited
US4355374A
Cited
US4732872A
Cited
US4472726A
Cited
US4419812A
Cited
US4630086A
Cited
US4466177A
Cited
JPS6014168A
Cited
US4771322A
Cited
US4589056A
Cited
US4768080A
Cited
US4700457A
Cited
US4628405A
Cited
US4638400A
Cited
US4760034A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-01-06 | 1995-07-08 | 1996-01-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-01-06 | 1999-07-08 | 2000-01-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-01-06 | 2003-07-08 | 2004-01-07 | $7700.00 | Window Closed / Lapsed |