Abstract A semiconductor memory device is associated with peripheral logic gates producing at least an address signal representative of an address, a write-in enable signal and an input data signal indicative of a piece of data information, and the peripheral logic gates selectively enters an usual mode of operation and a scan-path diagnostic mode of operation, wherein the semiconductor memory device comprises a memory cell array having a plurality of memory cells each having an address and memorizing a piece of data information, and peripheral circuits having a write-in controlling circuit supplying a write-in controlling signal to the memory cell array for allowing the piece of data information to be memorized in one of the memory cells designated by the address signal and a prohibiting circuit operative to prohibit the write-in controlling circuit from supplying the write-in controlling signal in the diagnostic mode of operation, thereby preventing pieces of data information memorized in the memory cell array from destruction.
A semiconductor memory device associated with peripheral logic gates producing at least an address signal representative of an address, a write enable signal and an input data signal indicative of a piece of data information, said peripheral logic gates having a scan-path diagnostic mode of operation, said device comprising: a) a memory array having a plurality of memory cells each having an address and storing a piece of data information, and b) peripheral circuits having a write-in controlling circuit responsive to said write enable signal and supplying a write-in controlling signal to said memory cell array for allowing a piece of data information indicated by said input data signal to be stored in one of said memory cells designated by said address signal, in which said peripheral circuits further have a prohibiting circuit operative to prohibit said write-in controlling circuit from supplying said write-in controlling signal in said scan-path diagnostic mode of operation.
Claim 2
Dependent Claim
153 words
A semiconductor memory device associated with peripheral logic gates producing at least an address signal representative of an address, a write enable signal and an input data signal indicative of a piece of data information, said peripheral logic gates having a scan-path diagnostic mode of operation, said device comprising: a) a memory array having a plurality of memory cells each having an address and storing a piece of data information, and b) peripheral circuits having a write-in controlling circuit responsive to said write enable signal and supplying a write-in controlling signal to said memory cell array for allowing a piece of data information indicated by said input data signal to be stored in one of said memory cells designated by said address signal, in which said peripheral circuits further have a prohibiting circuit operative to prohibit said write-in controlling circuit from supplying said write-in controlling signal in said scan-path diagnostic mode of operation.
Claim 3
Dependent Claim
83 words
A semiconductor memory device as set forth in claim 1, in which said prohibiting circuit has a NAND gate and an inverter circuit coupled to one of the input nodes of the NAND gate, and in which said write enable signal and a mode signal indicative of said scan-path diagnostic mode of operation are respectively supplied to said inverter circuit and another input node of said NAND gate, wherein an output node of said NAND gate is coupled to said write-in controlling circuit.
Claim 4
Dependent Claim
80 words
A semiconductor memory device as set forth in claim 1, in which said prohibiting circuit has a NOR gate and an inverter circuit coupled to one of the input nodes of the NOR gate, and in which a mode signal indicative of said scan-path mode of operation is supplied to said inverter, wherein another input node of said NOR gate and an output node of said NOR gate are respectively coupled to said write-in controlling circuit and another peripheral circuit.