Patent US5128759A successfully refreshed from Google Patents.
US5128759A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Video signal decoder
Assignee: Sony Corp
•
Filing: 1991-05-30
•
Granted: 1992-07-07
•
Expires: 2011-05-30
Abstract
Abstract A MUSE-format video signal decoder comprising a first frame memory supplied with an input digital video signal and having a delay time of 1-frame period; a 1-frame difference detector including a first interpolation filter supplied with the input digital video signal, a second interpolation filter supplied with the digital video signal from the first frame memory, a first subtracter for obtaining the difference between the outputs of the first filter and the first frame memory, and a second subtracter for obtaining the difference between the input digital video signal and the output of the second filter, wherein a 1-frame difference signal is produced in accordance with the outputs of the first and second subtracters; and a 2-frame difference detector including first and second bit compressors supplied with the outputs of the first and second subtracters respectively, a second frame memory having a delay time of 1-frame period and supplied with outputs of the first and second bit compressors, and an adder for obtaining the sum of the other outputs of the first and second bit compressors and the output of the second frame memory, wherein a 2-frame difference signal is produced in accordance with the output of the adder. Due to such constitution, the capacity of each frame memory can be reduced.
Inventors
- 👤 Osamu Matsunaga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 09:04
CPC Classifications
H; H04; H04N; H04N7/00; H04N7/015; H04N7/0152; H04N19/00
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
211 words
A video signal decoder comprising: a first frame memory supplied with an output digital video signal and having a delay time of 1-frame period; a 1-frame difference detector including a first interpolation filter supplied with the input digital video signal, a second interpolation filter supplied with the digital video signal from said first frame memory, a first subtractor for obtaining the difference between the output of said first interpolation filter and the digital video signal outputted from said first frame memory, and a second subtracter for obtaining the difference between the input digital video signal and the output of said second interpolation filter, wherein the 1-frame difference signal is produced in accordance with the outputs of said first and second subtracters; and a 2-frame difference detector including first and second bit compressors supplied with the outputs of said first and second subtracters respectively, a second frame memory having a delay time of 1-frame period and supplied with the output of one of said first and second bit compressors, and an adder for obtaining the sum of the output of the other of said first and second bit compressors and the output of said second frame memory, wherein a 2-frame difference signal is produced in accordance with the output of said adder.
Claim 2
Dependent Claim
211 words
A video signal decoder comprising: a first frame memory supplied with an output digital video signal and having a delay time of 1-frame period; a 1-frame difference detector including a first interpolation filter supplied with the input digital video signal, a second interpolation filter supplied with the digital video signal from said first frame memory, a first subtractor for obtaining the difference between the output of said first interpolation filter and the digital video signal outputted from said first frame memory, and a second subtracter for obtaining the difference between the input digital video signal and the output of said second interpolation filter, wherein the 1-frame difference signal is produced in accordance with the outputs of said first and second subtracters; and a 2-frame difference detector including first and second bit compressors supplied with the outputs of said first and second subtracters respectively, a second frame memory having a delay time of 1-frame period and supplied with the output of one of said first and second bit compressors, and an adder for obtaining the sum of the output of the other of said first and second bit compressors and the output of said second frame memory, wherein a 2-frame difference signal is produced in accordance with the output of said adder.
Claim 3
Dependent Claim
189 words
A video signal decoder comprising: a 1-frame difference detector including a first interpolation filter supplied with a first digital video signal, a second interpolation filter supplied with a second digital video signal as an input digital video signal, a first subtracter for obtaining the difference between the output and said first interpolation filter and the second digital video signal, a second subtracter for obtaining the difference between the first digital video signal and the output of said second interpolation filter, and first and second bit compressors supplied with the outputs of said first and second subtracters respectively, wherein a 1-frame difference signal is produced in accordance with the outputs of said first and second bit compressors; and a 2-frame difference detector including a 2-frame memory having a delay time of 2-frame period and supplied with the output of one of said first and second bit compressors, and an adder for obtaining the sum of a demultiplexed output of said 2-frame memory and the output of the other of said first and second bit compressors, wherein a 2-frame difference signal is produced in accordance with the output of said adder.
Claim 4
Dependent Claim
189 words
A video signal decoder comprising: a 1-frame difference detector including a first interpolation filter supplied with a first digital video signal, a second interpolation filter supplied with a second digital video signal as an input digital video signal, a first subtracter for obtaining the difference between the output and said first interpolation filter and the second digital video signal, a second subtracter for obtaining the difference between the first digital video signal and the output of said second interpolation filter, and first and second bit compressors supplied with the outputs of said first and second subtracters respectively, wherein a 1-frame difference signal is produced in accordance with the outputs of said first and second bit compressors; and a 2-frame difference detector including a 2-frame memory having a delay time of 2-frame period and supplied with the output of one of said first and second bit compressors, and an adder for obtaining the sum of a demultiplexed output of said 2-frame memory and the output of the other of said first and second bit compressors, wherein a 2-frame difference signal is produced in accordance with the output of said adder.
Claim 5
Dependent Claim
30 words
A video signal decoder according to claim 1, wherein the output of said second frame memory is used to control a noise reduction circuit for the input digital video signal.
Claim 6
Dependent Claim
28 words
A video signal decoder according to claim 2, wherein the output of said 2-fame memory is used to control a noise reduction circuit for the input digital signal.
Claim 7
Dependent Claim
26 words
A video signal decoder according to claim 1, 2, 3 or 4, wherein the input video signal to be processed is based on the MUSE format.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1995-07-07 | 1996-01-06 | 1996-07-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1999-07-07 | 2000-01-06 | 2000-07-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2003-07-07 | 2004-01-06 | 2004-07-07 | $7700.00 | Window Closed / Lapsed |