Patent US3543172A successfully refreshed from Google Patents.
Patent US5138703A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5138703A Expired / Lapsed US ⏱️ 0.0 years remaining

Method of and apparatus for expanding system bus

Assignee: Toshiba Corp
•
Filing: 1991-11-12
•
Granted: 1992-08-11
•
Expires: 2011-11-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method and apparatus for bus expansion, which provides a capability of transferring a data word from a first unit connected to a system bus to a second unit connected to an extension bus, with the first unit receiving a first read request input via the system bus, reading out the data word associated with the first read request, generating a first response in response to reading of the data word, and outputting the first response and the data word onto the system bus, and the second unit generating a second read request in response to an output start command supplied from a central processing unit (CPU) via the extension bus and receiving a second response and a data word from the extension bus. Responsive to the output start command supplied from the CPU, the first read request is selectively generated and output onto the system bus prior to generation of the second read request associated with the first read request. The output start command is also transferred from the CPU to the extension bus, and the data word is stored in a buffer memory responsive to a first response input via the first system bus. Responsive to the second read request input via the extension bus, the data word is selectively read out of the buffer memory and the second response is generated and outputted along with the data word onto the extension bus.

Inventors

  • 👤 Tetsu Igarashi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 21:34
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/10; G06F13/12; G06F13/122

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 255 words
A bus expansion apparatus capable of transferring a data word from a first unit connected to a system bus to a second unit connected to an extension bus, said first unit receiving a first read request input via said system bus, reading out the data word associated with the first read request, generating a first response in response to reading of the data word, and outputting the first response and the data word onto said system bus, and said second unit generating a second read request in response to an output start command supplied from a central processing unit (CPU) via said extension bus and receiving a second response and a data word from said extension bus, comprising: request generating means responsive to the output start command supplied from said CPU, for selectively generating the first read request prior to generation of the second read request associated with the first read request and outputting the first read request onto said system bus; command transfer means for transferring the output start command from the CPU to said request generating means and said extension bus; buffer memory means for storing the data word; write means responsive to the first response input via said system bus, for writing the data word in said buffer memory means; and read means responsived to the second rear request input via said extension bus, for selectively reading out the data word from said buffer memory, generating the second response and outputting the second response and the data word onto said extension bus.
Claim 2
Dependent Claim 255 words
A bus expansion apparatus capable of transferring a data word from a first unit connected to a system bus to a second unit connected to an extension bus, said first unit receiving a first read request input via said system bus, reading out the data word associated with the first read request, generating a first response in response to reading of the data word, and outputting the first response and the data word onto said system bus, and said second unit generating a second read request in response to an output start command supplied from a central processing unit (CPU) via said extension bus and receiving a second response and a data word from said extension bus, comprising: request generating means responsive to the output start command supplied from said CPU, for selectively generating the first read request prior to generation of the second read request associated with the first read request and outputting the first read request onto said system bus; command transfer means for transferring the output start command from the CPU to said request generating means and said extension bus; buffer memory means for storing the data word; write means responsive to the first response input via said system bus, for writing the data word in said buffer memory means; and read means responsived to the second rear request input via said extension bus, for selectively reading out the data word from said buffer memory, generating the second response and outputting the second response and the data word onto said extension bus.
Claim 3
Dependent Claim 48 words
The bus expansion apparatus according to claim 1, further comprising: means for detecting that said buffer memory is empty; and said request generating means including means for generating the first read request when said buffer memory means is empty, said buffer memory means storing a single data word.
Claim 4
Dependent Claim 160 words
The bus expansion apparatus according to claim 1, wherein a third unit is connected to said extension bus, generates a third read request in response to a second output start command supplied from said CPU via said extension bus, and receives a third response and a second data word from said extension bus, said command transfer means includes means for transferring the second output start command from said CPU onto said extension bus, said first unit responds to the third read request input via said system bus to read out the second data word associated with the third read request, to generate the third response and to output the third response and the second data word onto said system bus, and the apparatus further comprises transfer means, coupled to said first unit, for transferring the third read request from said extension bus onto said system bus, and transferring the third response and the second data word onto said extension bus.
Claim 5
Dependent Claim 32 words
The bus expansion apparatus according to claim 3, further comprising means responsive to the third request input via said extension bus, for inhibiting said request generating means from generating the first request.
Claim 6
Dependent Claim 36 words
The bus expansion apparatus according to claim 3, further comprising means responsive to the third response from said system bus, for inhibiting said read means from reading out the data word from said buffer memory means.
Claim 7
Dependent Claim 36 words
The bus expansion apparatus according to claim 1, further comprising means responsive to the first response from said system bus, for inhibiting said read means from reading out the data word from said buffer memory means.
Claim 8
Dependent Claim 101 words
The bus expansion apparatus according to claim 1, wherein: said write means includes, means for generating a write pointer, and means for writing the data word in said buffer memory means in accordance with the write point, sand updating the write point by one after writing the data word; and said read means includes, means for generating a read pointer, and means for reading out the data word from said buffer memory means in accordance with the read point, and updating the read point by one after reading the data word, said buffer memory means storing a plurality of data words.
Claim 9
Dependent Claim 46 words
The bus expansion apparatus according to claim 7, further comprising means for inhibiting said request generating means from generating the first request when a difference between the write point and the read point is more than the number of data words stored in said buffer memory.
Claim 10
Dependent Claim 41 words
The bus expansion apparatus according to claim 1, further comprising means responsive to the data word for selectively inhibiting said request generating means from generating the first read request, said first read request having the lowest priority on said system bus.
Claim 11
Independent Claim 237 words
A method of transferring a data word from a first unit connected to a system bus to a second unit connected to an extension bus, said first unit receiving a first read request input via said system bus, reading out the data word associated with the first read request, generating a first response in response to reading of the data word, and outputting the first response and the data word onto said system bus, and said second unit generating a second read request in response to an output start command supplied from a central processing unit (CPU) via said extension bus and receiving a second response and the data word from said extension bus, comprising: transferring the output start command from said system bus onto said extension bus; selectively generating the first read request in response to the output start command supplied from said CPU on said system bus, prior to generating of the second read request associated with the first read request to output the first read request onto said system bus; writing the data word in a buffer memory in response to the first response on said system bus; and reading out the data word from said buffer memory in response to the second read request on said extension bus, and generating the second response in response to reading the data word to output the second response and the data word onto said extension bus.
Claim 12
Independent Claim 237 words
A method of transferring a data word from a first unit connected to a system bus to a second unit connected to an extension bus, said first unit receiving a first read request input via said system bus, reading out the data word associated with the first read request, generating a first response in response to reading of the data word, and outputting the first response and the data word onto said system bus, and said second unit generating a second read request in response to an output start command supplied from a central processing unit (CPU) via said extension bus and receiving a second response and the data word from said extension bus, comprising: transferring the output start command from said system bus onto said extension bus; selectively generating the first read request in response to the output start command supplied from said CPU on said system bus, prior to generating of the second read request associated with the first read request to output the first read request onto said system bus; writing the data word in a buffer memory in response to the first response on said system bus; and reading out the data word from said buffer memory in response to the second read request on said extension bus, and generating the second response in response to reading the data word to output the second response and the data word onto said extension bus.
Claim 13
Dependent Claim 30 words
A method according to claim 10, wherein said request generating step includes generating the first read request when said buffer memory is empty, said buffer memory storing one data word.
Claim 14
Dependent Claim 145 words
A method according to claim 10, wherein a third read request is generated from a third unit connected to said extension bus, in response to a second output start command supplied by the CPU on said extension bus, and a third response and a second data word are received from said extension bus, said transferring step includes transferring the second output start command from said system bus onto said extension bus, reading out the second data word associated with the third read request, in response to the third read request on said system bus, and generating the third response to output the third response and the second data word onto said system bus, and the method further comprises transferring the third read request from said extension bus onto said system bus, and transferring the third response and the second data word onto said extension bus.
Claim 15
Dependent Claim 27 words
A method according to claim 12, further comprising inhibiting the first read request from being generated, in response to the third read request on said extension bus.
Claim 16
Dependent Claim 30 words
A method according to claim 12, further comprising inhibiting the data word from being read out from said buffer memory in response to the third response from said system bus.
Claim 17
Dependent Claim 30 words
A method according to claim 10, further comprising inhibiting the data word from being read out from said buffer memory in response to the first response from said system bus.
Claim 18
Dependent Claim 77 words
A method according to claim 10, wherein: said writing step includes, writing the data word in said buffer memory in accordance with a write point, and updating the write point by one after writing the data word; and said reading step includes, reading the data word from said buffer memory in accordance with a read point, and updating the read pointer by one after reading the data word, said buffer memory storing a plurality of data words.
Claim 19
Dependent Claim 40 words
A method according to claim 16, further comprising: inhibiting the first read request from being generated when a difference between the write pointer and the read pointer is more than the number of data words stored in said buffer memory.
Claim 20
Dependent Claim 40 words
A method according to claim 10, further comprising: inhibiting the first read request from being generated in response to priority data in said system bus, said first read request generating step having the lowest priority on said first system bus.

References Cited (Backward Citations)

US4041472A Cited
US4228498A Cited
US4205373A Cited
US4263649A Cited
US4451886A Cited
US4390967A Cited
US4514823A Cited
US4713793A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1995-08-11 1996-02-10 1996-08-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1999-08-11 2000-02-10 2000-08-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2003-08-11 2004-02-10 2004-08-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag