Patent US5196374A successfully refreshed from Google Patents.
US5196374A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Integrated circuit package with molded cell
Assignee: STMicroelectronics lnc USA
•
Filing: 1991-12-03
•
Granted: 1993-03-23
•
Expires: 2011-12-03
Abstract
Abstract An integrated circuit package encapsulates a volatile memory chip and a backup battery for preserving data in the event of loss of main power supply. The package includes a lead frame assembly encapsulated within a body of non-conductive material, with the memory chip being mounted onto a base plate on one side of the lead frame. The battery is supported in offset relation by axial power leads on the opposite side of the lead frame. The integrated circuit chip, the battery, the lead frame assembly and the gold interconnect wires are completely encapsulated within the molded package body.
Inventors
- 👤 Michael J. Hundt
- 👤 Krishnan Kelappan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 18:00
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/40; H10W70/474; G; G11; G11C; G11C5/00; G11C5/14; G11C5/141; H10W72/00; H10W72/50; H10W72/531; H10W72/536; H10W72/5363; H10W72/541; H10W72/5449; H10W72/551; H10W72/552; H10W72/5522; H10W74/00; H10W90/00; H10W90/701; H10W90/751; H10W90/756; Y; Y10; Y10S; Y10S257/00; Y10S257/924; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49121
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
180 words
A method for packaging an electronic circuit device of the type having positive and negative power nodes and a battery for providing electrical power to the electronic circuit device comprising the steps: arranging the conductive finger leads of a coplanar finger lead assembly in spaced relation about an interconnect region with one of the conductive finger leads defining a first polarity power lead and having a base plate disposed within said interconnect region, and one of the conductive finger leads defining a second polarity power lead; mounting said electronic circuit device on the base plate on one side of the coplanar finger lead assembly; connecting the positive and negative power leads of a battery to the first and second polarity power finger leads on one side of the coplanar finger lead assembly; connecting the positive and negative power nodes of said electronic circuit device to the first and second power finger leads by first and second wire conductors, respectively; and, encapsulating the electronic circuit device, battery, battery power leads, finger leads and wire conductors within a body of non-conductive material.
Claim 2
Independent Claim
180 words
A method for packaging an electronic circuit device of the type having positive and negative power nodes and a battery for providing electrical power to the electronic circuit device comprising the steps: arranging the conductive finger leads of a coplanar finger lead assembly in spaced relation about an interconnect region with one of the conductive finger leads defining a first polarity power lead and having a base plate disposed within said interconnect region, and one of the conductive finger leads defining a second polarity power lead; mounting said electronic circuit device on the base plate on one side of the coplanar finger lead assembly; connecting the positive and negative power leads of a battery to the first and second polarity power finger leads on one side of the coplanar finger lead assembly; connecting the positive and negative power nodes of said electronic circuit device to the first and second power finger leads by first and second wire conductors, respectively; and, encapsulating the electronic circuit device, battery, battery power leads, finger leads and wire conductors within a body of non-conductive material.
Claim 3
Dependent Claim
63 words
A method for packaging an electronic circuit device and battery as defined in claim 1, wherein the electronic circuit device is an integrated circuit implemented on a semiconductor substrate, said integrated circuit having a plurality of input/output nodes, including the steps of mounting the semiconductor substrate on the base plate, and connecting the input/output nodes to the conductive finger leads by wire conductors.
Claim 4
Independent Claim
132 words
A method for packaging an electronic circuit device of the type having first and second power input nodes and a battery for providing electrical power to said electronic circuit device comprising the steps: connecting the positive and negative power leads of an axial lead battery to first and second finger leads of a coplanar finger lead assembly with the axial lead battery being supported by its power leads in offset relation to one side of the coplanar finger lead assembly; mounting the electronic circuit device on one of the finger leads; connecting the first and second device power input nodes to the first and second finger leads by first and second wire conductors, respectively; and, encapsulating the electronic circuit device, battery, finger leads and wire conductors within a body of non-conductive material.
Claim 5
Independent Claim
132 words
A method for packaging an electronic circuit device of the type having first and second power input nodes and a battery for providing electrical power to said electronic circuit device comprising the steps: connecting the positive and negative power leads of an axial lead battery to first and second finger leads of a coplanar finger lead assembly with the axial lead battery being supported by its power leads in offset relation to one side of the coplanar finger lead assembly; mounting the electronic circuit device on one of the finger leads; connecting the first and second device power input nodes to the first and second finger leads by first and second wire conductors, respectively; and, encapsulating the electronic circuit device, battery, finger leads and wire conductors within a body of non-conductive material.
References Cited (Backward Citations)
US4380357A
Cited
EP0171089A2
Cited
US4998888A
Cited
US5055704A
Cited
US4645943A
Cited
JPS61164257A
Cited
US4864373A
Cited
EP0438905A2
Cited
US5008776A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-03-22 | 1996-09-21 | 1997-03-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-03-22 | 2000-09-21 | 2001-03-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-03-22 | 2004-09-21 | 2005-03-23 | $7700.00 | Window Closed / Lapsed |