Patent US2490934A successfully refreshed from Google Patents.
Patent US5239658A successfully refreshed from Google Patents.
US5239658A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Switchable parallel bus terminator having stable terminator voltage with respect to ambient temperature change
Assignee: Toshiba Corp
•
Filing: 1990-09-25
•
Granted: 1993-08-24
•
Expires: 2010-09-25
Abstract
Abstract A system in which a plurality of devices are connected through an interface bus for transmitting data, which includes a set of termination resistors respectively connected to a plurality of signal lines of the interface bus. The termination resistors are simultaneously switched to valid/invalid states in accordance with ON/OFF control of a 1-bit switch.
Inventors
- 👤 Mikio Yamamuro
- 👤 Hiroshi Watanabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 15:54
CPC Classifications
G; G06; G06F; G06F17/00; G06F13/00; G06F13/38; G06F13/40; G06F13/4063; G06F13/4068; G06F13/4086; G06F3/00; H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/0298
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
238 words
A switchable parallel bus terminator device comprising: means for designating whether termination resistors are to be electrically connected to signal lines of a parallel bus; means, coupled to said designating means, for generating a first level at a first node and a second level at a second node when said designating means designates that the termination resistors are to be electrically connected to the signal lines, and generating the second level at the first node and the first level at the second node when said designating means designates that the termination resistors are not to be electrically connected to the signal lines; and terminator units having output nodes connected to the signal lines of said parallel bus, each of said terminator units including: a first conductivity type transistor having a base that is connected to the first node of said generating means, an emitter that is connected to a circuit providing the second level, and a collector; a second conductivity type transistor having a base that is connected to the second node of said generating means, an emitter that is connected to a circuit providing the first level, and a collector; a first resistor that is connected between the collector of said first conductivity type transistor and the output node of said terminator unit; and a second resistor that is connected between the collector of said second conductivity type transistor and the output node of said terminator unit.
Claim 2
Dependent Claim
238 words
A switchable parallel bus terminator device comprising: means for designating whether termination resistors are to be electrically connected to signal lines of a parallel bus; means, coupled to said designating means, for generating a first level at a first node and a second level at a second node when said designating means designates that the termination resistors are to be electrically connected to the signal lines, and generating the second level at the first node and the first level at the second node when said designating means designates that the termination resistors are not to be electrically connected to the signal lines; and terminator units having output nodes connected to the signal lines of said parallel bus, each of said terminator units including: a first conductivity type transistor having a base that is connected to the first node of said generating means, an emitter that is connected to a circuit providing the second level, and a collector; a second conductivity type transistor having a base that is connected to the second node of said generating means, an emitter that is connected to a circuit providing the first level, and a collector; a first resistor that is connected between the collector of said first conductivity type transistor and the output node of said terminator unit; and a second resistor that is connected between the collector of said second conductivity type transistor and the output node of said terminator unit.
Claim 3
Dependent Claim
33 words
A device according to claim 1, wherein said bus comprises a bus complying with Small Computer System Interface (SCSI) standards X3.131-1986 of the American National Standard Institute (ANSI) or a higher-level version bus.
Claim 4
Dependent Claim
34 words
A device according to claim 1, wherein said bus comprises a bus that is compatible with a bus complying with Small Computer System Interface (SCSI) standards X3.131-1986 of the American National Standard Institute (ANSI).
Claim 5
Dependent Claim
28 words
A device according to claim 1, wherein said designating means includes means for simultaneously connecting the termination resistors of al of said terminator units to the signal lines.
Claim 6
Dependent Claim
48 words
A device according to claim 1, wherein said designating means includes means for inverting the first level of the first node to produce the second level at the second node and inverting the second level of the first node to produce the first level at the second node.
Claim 7
Dependent Claim
44 words
A device according to claim 1, wherein said designating means includes means for simultaneously turning-on the first and second conductivity type transistors of all of said terminator units to simultaneously connect the termination resistors of all of said terminator units to the signal lines.
Claim 8
Dependent Claim
44 words
A device according to claim 1, wherein said designating means includes means for simultaneously turning-off the first and second conductivity type transistors of all of said terminator units to simultaneously disconnect the termination resistors of all of said terminator units from the signal lines.
References Cited (Backward Citations)
US4514799A
Cited
US4667248A
Cited
US5034878A
Cited
US4799147A
Cited
US5027421A
Cited
US5038383A
Cited
US4920339A
Cited
US5029284A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1996-08-23 | 1997-02-22 | 1997-08-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2000-08-23 | 2001-02-22 | 2001-08-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2004-08-23 | 2005-02-22 | 2005-08-24 | $7700.00 | Window Closed / Lapsed |