Patent US2524869A successfully refreshed from Google Patents.
Patent US5245667A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5245667A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and structure for synchronizing multiple, independently generated digital audio signals

Assignee: Silicon Valley Bank Inc
•
Filing: 1991-04-03
•
Granted: 1993-09-14
•
Expires: 2011-04-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for synchronizing multiple digital signals is disclosed herein which synchronizes samples of audio information generated by independent digital audio sources to a single master sampling clock reference. An interpolation filter associated with each independent digital audio source determines an interpolated audio sample based on audio samples from the associated digital audio source and based on a ratio between the master sampling rate and the sampling rate of the associated digital audio source. This ratio is derived from averaging a code indicating the number of samples received from an associated one of the independent digital audio sources during each master sampling clock period. The interpolation filter for each of the independent digital audio sources uses this ratio in combination with the audio samples to output an interpolated sample at each master sampling clock reference signal. Using this method, any number of independent digital audio sources may have their outputs interpolated with the above-described interpolation filter, and the interpolation filters will output interpolated samples which are synchronous with one another.

Inventors

  • 👤 Leland W. Lew

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 12:12
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/06; H04J3/062; G; G06; G06F; G06F17/00; G06F17/10; G06F17/17; G11; G11B; G11B20/00; G11B20/10; G11B20/10527; G11B27/00; G11B27/002; G11B27/10; G11B2220/00; G11B2220/20; G11B2220/25; G11B2220/2537; G11B2220/2545; G11B2220/2587; G11B2220/90; G11B2220/91; G11B2220/913

Claims Analysis

Total Claims: 24
Claim 1
Independent Claim 131 words
A method for synchronizing independently generated digital audio signals comprising the steps of: generating a master sampling clock signal for acting as a reference sampling clock signal; storing samples of first digital audio data from a first digital audio signal source in a first first-in-first-out (FIFO) buffer; generating a first signal which indicates a number of samples generated by said first digital audio signal source for every master sampling clock signal period; discharging stored samples in said first FIFO buffer in accordance with said first signal; interpolating samples of said first digital audio data in a first interpolation filter based on samples discharged by said first FIFO buffer and based on said first signal; and outputting first interpolated digital audio information at a rate synchronous with said master sampling clock signal.
Claim 2
Independent Claim 131 words
A method for synchronizing independently generated digital audio signals comprising the steps of: generating a master sampling clock signal for acting as a reference sampling clock signal; storing samples of first digital audio data from a first digital audio signal source in a first first-in-first-out (FIFO) buffer; generating a first signal which indicates a number of samples generated by said first digital audio signal source for every master sampling clock signal period; discharging stored samples in said first FIFO buffer in accordance with said first signal; interpolating samples of said first digital audio data in a first interpolation filter based on samples discharged by said first FIFO buffer and based on said first signal; and outputting first interpolated digital audio information at a rate synchronous with said master sampling clock signal.
Claim 3
Dependent Claim 25 words
The method of claim 1 wherein said master sampling clock signal is derived from digital audio samples outputted by a second digital audio signal source.
Claim 4
Dependent Claim 17 words
The method of claim 1 wherein said master sampling clock signal is derived from a local oscillator.
Claim 5
Dependent Claim 52 words
The method of claim 1 wherein said samples discharged by said FIFO buffer are temporarily stored in a first delay buffer for access by said first interpolation filter so that said first interpolation filter provides interpolated samples based on recent samples discharged by said FIFO and earlier samples discharged by said FIFO.
Claim 6
Dependent Claim 50 words
The method of claim 4 wherein an average ratio of said master sampling clock signal period to said number of samples generated by said first digital audio signal source is applied to said first interpolation filter to enable said first interpolation filter to interpolate said samples of digital audio data.
Claim 7
Dependent Claim 124 words
The method of claim 5 further comprising the steps of: storing samples of second digital audio data from a second digital audio signal source in a second FIFO buffer; generating a second signal which indicates a number of samples generated by said second digital audio signal source for every master sampling clock signal period; discharging stored samples in said second FIFO buffer in accordance with said second signal; interpolating samples of said second digital audio data in a second interpolation filter based on samples discharged by said second FIFO and said second signal; and outputting second interpolated digital audio information from said second interpolation filter at a rate synchronous with said master sampling clock signal and with an output of said first interpolation filter.
Claim 8
Dependent Claim 25 words
The method of claim 6 wherein said master sampling clock signal is derived from digital audio samples outputted by said second digital audio signal source.
Claim 9
Dependent Claim 17 words
The method of claim 6 wherein said master sampling clock signal is derived from the local oscillator.
Claim 10
Dependent Claim 22 words
The method of claim 1 wherein digital audio data outputted by said first digital audio signal source is in an AES/EBU format.
Claim 11
Dependent Claim 56 words
The method of claim 9 wherein control data outputted by said first digital audio signal source along with said first digital audio data in said AES/EBU format is separated from said first digital audio data prior to said first digital audio data being stored in said FIFO buffer, said control data not being subject to interpolation.
Claim 12
Dependent Claim 160 words
A circuit for synchronizing independently generated digital audio signals comprising: a master sampling clock signal source for acting as a reference sampling clock signal; a first buffer for storing samples of digital audio data from a first digital audio signal source; a first means for generating a first signal indicating a number of samples generated by said first digital audio signal source for every master sampling clock signal period, an output of said first means for generating being connected to said first buffer to cause said first buffer to discharge stored samples in accordance with said first signal; a first interpolation filter, connected to said output of said first means for generating, for interpolating samples of said digital audio data based on samples discharged by said first buffer and based on said first signal, wherein said first interpolation filter is for outputting interpolated digital audio information at a rate synchronous with an output of said master sampling clock signal source.
Claim 13
Dependent Claim 160 words
A circuit for synchronizing independently generated digital audio signals comprising: a master sampling clock signal source for acting as a reference sampling clock signal; a first buffer for storing samples of digital audio data from a first digital audio signal source; a first means for generating a first signal indicating a number of samples generated by said first digital audio signal source for every master sampling clock signal period, an output of said first means for generating being connected to said first buffer to cause said first buffer to discharge stored samples in accordance with said first signal; a first interpolation filter, connected to said output of said first means for generating, for interpolating samples of said digital audio data based on samples discharged by said first buffer and based on said first signal, wherein said first interpolation filter is for outputting interpolated digital audio information at a rate synchronous with an output of said master sampling clock signal source.
Claim 14
Dependent Claim 14 words
The circuit of claim 11 wherein said first buffer is a first-in-first-out (FIFO) buffer.
Claim 15
Dependent Claim 27 words
The circuit of claim 11 wherein said output of said master sampling clock signal source is based on an output of a second digital audio signal source.
Claim 16
Dependent Claim 23 words
The circuit of claim 11 wherein said output of said master sampling clock signal is based on an output of a local oscillator.
Claim 17
Dependent Claim 54 words
The circuit of claim 11 wherein said samples discharged by said first buffer are temporarily stored in a first delay buffer for access by said first interpolation filter so that said first interpolation filter provides interpolated samples based on recent samples discharged by said first buffer and earlier samples discharged by said first buffer.
Claim 18
Dependent Claim 13 words
The circuit of claim 15 wherein said first buffer is a FIFO buffer.
Claim 19
Dependent Claim 50 words
The circuit of claim 11 wherein an average ratio of said master sampling clock signal period to said number of samples generated by said first digital audio signal source is applied to said first interpolation filter to enable said first interpolation filter to interpolate said samples of digital audio data.
Claim 20
Dependent Claim 172 words
The circuit of claim 11 further comprising: a second digital audio signal source; a second buffer for storing samples of digital audio data from said second digital audio signal source; a second means for generating a second signal indicating a number of samples generated by said second digital audio signal source for every master sampling clock period, an output of said second means for generating being connected to said second buffer to cause said second buffer to discharge stored samples in accordance with said second signal; a second interpolation filter, connected to said output of said second means for generating, for interpolating samples of said digital audio data from said second digital audio signal source based on samples discharged by said second buffer and based on said second signal, wherein said second interpolation filter is for outputting interpolated digital audio information associated with said second digital audio signal source at a rate synchronous with said output of said master sampling clock signal source and with an output of said first interpolation filter.
Claim 21
Dependent Claim 27 words
The circuit of claim 18 wherein said output of said master sampling clock signal source is based on an output of said second digital audio signal source.
Claim 22
Dependent Claim 24 words
The circuit of claim 18 wherein said output of said master sampling clock signal source is based on an output of the local oscillator.
Claim 23
Dependent Claim 51 words
The circuit of claim 11 further comprising a first decoder means connected to an input of said first means for generating, said first decoder means providing a signal to said first means for generating indicating a receipt of a sample of digital audio data from said first digital audio signal source.
Claim 24
Dependent Claim 48 words
The circuit of claim 21 wherein said first signal outputted by said first means for generating is a 0, 1, or 2 code for each master sampling clock signal period, causing said first buffer to discharge a number of samples corresponding to said 0, 1, or 2 code.

References Cited (Backward Citations)

US4202018A Cited
US4473850A Cited
US4758907A Cited
US4763206A Cited
US4864526A Cited
US4827490A Cited
US4856030A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1996-09-13 1997-03-15 1997-09-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2000-09-13 2001-03-15 2001-09-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2004-09-13 2005-03-15 2005-09-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag