Patent US5325053A successfully refreshed from Google Patents.
US5325053A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for testing timing parameters of high speed integrated circuit devices
Assignee: Glynwed Pipe Systems Ltd
•
Filing: 1993-08-20
•
Granted: 1994-06-28
•
Expires: 2013-08-20
Abstract
Abstract Apparatus for testing input and output parameters for high speed integrated circuit devices. An integrated circuit tester generates a receive clock and a transmit clock using a pair of pre-selected output pins. The integrated circuit tester adjusts the phase relation between the transmit clock and the receive clock. Special circuitry within the device under test compares input and output data to detect errors.
Inventors
- 👤 James A. Gasbarro
- 👤 Mark A. Horowitz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 12:48
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/02; G11C29/022; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/3193; G01R31/31937; G11C29/028; G11C29/04; G11C29/50; G11C29/50012; G01R31/30; G01R31/31903; G01R31/31908; G01R31/3191; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
195 words
An apparatus for testing timing parameters for an integrated circuit device, comprising: tester means for generating a T×CLK signal, an R×CLK signal, and a receive data signal; input sampling means coupled to receive the receive data signal over a bus data pin, the input sampling means generating an input data signal comprising a plurality of bits, the input sampling means coupled to transfer the input data signal to the integrated circuit device; receive clock means coupled to receive the R×CLK signal, the receive clock means generating an RCLK signal, such that the RCLK signal causes the input sampling means to sample the bus data pin; shift means coupled to receive an output data signal comprising a plurality of bits from the integrated circuit device, the shift means generating a transmit data signal over the bus data pin; transmit clock means coupled to receive the T×CLK signal, the transmit clock means generating a TCLK signal, such that the TCLK signal causes the shift means to shift the output data signal over the bus data pin; error logic means for comparing the input data input data signal and the output data signal to detect timing induced errors.
Claim 2
Independent Claim
195 words
An apparatus for testing timing parameters for an integrated circuit device, comprising: tester means for generating a T×CLK signal, an R×CLK signal, and a receive data signal; input sampling means coupled to receive the receive data signal over a bus data pin, the input sampling means generating an input data signal comprising a plurality of bits, the input sampling means coupled to transfer the input data signal to the integrated circuit device; receive clock means coupled to receive the R×CLK signal, the receive clock means generating an RCLK signal, such that the RCLK signal causes the input sampling means to sample the bus data pin; shift means coupled to receive an output data signal comprising a plurality of bits from the integrated circuit device, the shift means generating a transmit data signal over the bus data pin; transmit clock means coupled to receive the T×CLK signal, the transmit clock means generating a TCLK signal, such that the TCLK signal causes the shift means to shift the output data signal over the bus data pin; error logic means for comparing the input data input data signal and the output data signal to detect timing induced errors.
Claim 3
Dependent Claim
38 words
The apparatus of claim 1, wherein the R×CLK and the T×CLK are generated on a pair of output pins of the tester means, such that the output pins are pre-selected to maximize output accuracy between the output pins.
Claim 4
Dependent Claim
48 words
The apparatus of claim 2, wherein the test means advances the phase of the R×CLK clock relative to the T×CLK clock and the error logic means compares the input data signal with the output data signal to determine a clock to output time for the integrated circuit device.
Claim 5
Dependent Claim
40 words
The apparatus of claim 1, wherein the R×CLK and the receive data signal are generated on a pair of output pins of the tester means, such that the output pins are pre-selected to maximize output accuracy between the output pins.
Claim 6
Dependent Claim
36 words
The apparatus of claim 4, wherein the test means adjusts the phase of the R×CLK clock relative to the receive data signal to determine a setup time and a hold time for the integrated circuit device.
References Cited (Backward Citations)
US4247817A
Cited
US4811202A
Cited
US4481625A
Cited
US4519034A
Cited
US4860198A
Cited
US4785394A
Cited
US4893072A
Cited
US4878209A
Cited
US4929888A
Cited
WO1991002590A2
Cited
US5083299A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-27 | 1997-12-27 | 1998-06-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-27 | 2001-12-27 | 2002-06-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-27 | 2005-12-27 | 2006-06-28 | $7700.00 | Window Closed / Lapsed |