US5359715A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Architectures for computer systems having multiple processors, multiple system buses and multiple I/O buses interfaced via multiple ported interfaces
Assignee: NCR Voyix Corp
•
Filing: 1991-09-16
•
Granted: 1994-10-25
•
Expires: 2011-09-16
Abstract
Abstract Multiple processor systems are configured to include at least two system or memory buses with at least two processors coupled to each of the system buses, and at least two I/O buses which are coupled to the system buses to provide multiple expansion slots hosting up to a corresponding number of I/O bus agents for the systems at the cost of a single system bus load for each I/O bus. Each of the system and I/O buses are independently arbitrated to define decoupled bus systems for the multiple processor systems of the present invention. Main memory for the systems is made up of at least two memory interleaves, each of which can be simultaneously accessed through the system buses. Each of the I/O buses are interfaced to the system buses by an I/O interface circuit which buffers data written to and read from the main memory or memory interleaves by I/O bus agents.
Inventors
- 👤 Thomas F. Heil
- 👤 Craig A. Walrath
- 👤 Jimmy D. Pike
- 👤 Edward A. McDonald
- 👤 Arthur F. Cochcroft, Jr.
- 👤 P. Chris Raeuber
- 👤 Daniel C. Robbins
- 👤 Gene F. Young
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 02:03
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
193 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having at least two ports which are coupled to said at least two system buses; at least one I/O bus for coupling agents resident thereon to one another, to said processors, and to said at least two interleaved memories; and at least one I/O bus interface means having at least two ports for coupling said at least one I/O bus directly to said at least two system buses, said agents being coupled to said processors and to said interleaved memories via said I/O bus, said I/O interface means and said system buses wherein said system buses and said I/O bus each comprise arbitration means for independently arbitrating control of said system buses and said I/O bus, and said I/O bus interface means comprises buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 2
Dependent Claim
193 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having at least two ports which are coupled to said at least two system buses; at least one I/O bus for coupling agents resident thereon to one another, to said processors, and to said at least two interleaved memories; and at least one I/O bus interface means having at least two ports for coupling said at least one I/O bus directly to said at least two system buses, said agents being coupled to said processors and to said interleaved memories via said I/O bus, said I/O interface means and said system buses wherein said system buses and said I/O bus each comprise arbitration means for independently arbitrating control of said system buses and said I/O bus, and said I/O bus interface means comprises buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 3
Dependent Claim
233 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having at least two ports which are coupled to said at least two system buses; at least two I/O buses for coupling agents resident on said at least two I/O buses to one another, to said processors, and to said at least two interleaved memories; and at least two I/O bus interface means having at least two ports for coupling said at least two I/O buses directly to said at least two system buses, said agents being coupled to said at least two processors and to said at least two interleaved memories via said I/O buses, said at least two I/O interface means and said at least two system buses wherein said at least two system buses and said at least two I/O buses each comprise arbitration means for independently arbitrating control of said at least two system buses and said at least two I/O buses, and said at least two I/O bus interface means each comprise buffering means for latching data to be written from said agents to said at least two interleaved memories and for read-ahead prefetching data to be read by said agents from said at least two interleaved memories.
Claim 4
Dependent Claim
233 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having at least two ports which are coupled to said at least two system buses; at least two I/O buses for coupling agents resident on said at least two I/O buses to one another, to said processors, and to said at least two interleaved memories; and at least two I/O bus interface means having at least two ports for coupling said at least two I/O buses directly to said at least two system buses, said agents being coupled to said at least two processors and to said at least two interleaved memories via said I/O buses, said at least two I/O interface means and said at least two system buses wherein said at least two system buses and said at least two I/O buses each comprise arbitration means for independently arbitrating control of said at least two system buses and said at least two I/O buses, and said at least two I/O bus interface means each comprise buffering means for latching data to be written from said agents to said at least two interleaved memories and for read-ahead prefetching data to be read by said agents from said at least two interleaved memories.
Claim 5
Dependent Claim
51 words
A multiple processor architecture as claimed in claim 2 wherein said buffering means each comprises at least one buffer register sized to receive one line of data, said one line of data corresponding in size to an entire line of data of any one of said at least two interleaved memories.
Claim 6
Dependent Claim
53 words
A multiple processor architecture as claimed in claim 3 wherein said at least two I/O bus interface means include control means for selectively prefetching from one line of data up to a number of lines of data corresponding to the number of buffer registers included within one of said I/O bus interface means.
Claim 7
Dependent Claim
80 words
A multiple processor architecture as claimed in claim 2 wherein said buffering means each comprise at least two buffer registers sized to receive one line of data, said one line of data corresponding in size to an entire line of data of any one of said at least two interleaved memories whereby one buffer register can be packed by an agent while another buffer register can be emptied by writing data packed therein to said at least two interleaved memories.
Claim 8
Dependent Claim
204 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having a number of ports corresponding to the number of system buses for coupling said interleaved memories to said system buses; at least two I/O buses for coupling agents resident on said at least two I/O buses to one another; and at least two I/O bus interface means, each of said I/O bus interface means having a number of ports corresponding to the number of system buses for coupling said I/O buses directly to said system buses, said agents being coupled to said processors and to said interleaved memories via said I/O buses, said I/O interface means and said system buses wherein said system buses and said I/O buses each comprise arbitration means for independently arbitrating control of said system buses and said I/O buses, and each of said I/O bus interface means comprise buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 9
Dependent Claim
204 words
A multiple processor architecture comprising: at least two system buses; each of said at least two system buses having at least two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each of said interleaved memories having a number of ports corresponding to the number of system buses for coupling said interleaved memories to said system buses; at least two I/O buses for coupling agents resident on said at least two I/O buses to one another; and at least two I/O bus interface means, each of said I/O bus interface means having a number of ports corresponding to the number of system buses for coupling said I/O buses directly to said system buses, said agents being coupled to said processors and to said interleaved memories via said I/O buses, said I/O interface means and said system buses wherein said system buses and said I/O buses each comprise arbitration means for independently arbitrating control of said system buses and said I/O buses, and each of said I/O bus interface means comprise buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 10
Dependent Claim
58 words
A multiple processor architecture as claimed in claim 6 wherein said buffering means each comprise at least one buffer register sized to receive one line of data from said at least two interleaved memories, said one line of data corresponding in size to an entire line of data of any one of said at least two interleaved memories.
Claim 11
Dependent Claim
43 words
A multiple processor architecture as claimed in claim 7 wherein said at least two I/O bus interface means include control means for selectively prefetching from one line of data up to the number of buffer registers included within an I/O bus interface means.
Claim 12
Dependent Claim
79 words
A multiple processor architecture as claimed in claim 6 wherein said buffering means each comprise at least two buffer registers sized to receive one line of data, said line of data corresponding in size to an entire line of data of any one of said at least two interleaved memories whereby one buffer register can be packed by an agent while another buffer register can be emptied by writing data packed therein to said at least two interleaved memories.
Claim 13
Dependent Claim
215 words
A multiple processor architecture comprising: two system buses; each of said system buses having two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each having two ports, a first one of said two ports of each of said interleaved memories being coupled to a first one of said two system buses and a second one of said two ports of each of said interleaved memories being coupled to a second one of said two system buses; two I/O buses for coupling agents resident on said two I/O buses to one another, to said processors, and to said interleaved memories; and two ported I/O bus interface means for coupling said two I/O buses directly to said two system buses, said agents being coupled to said two processors and to said interleaved memories via said two I/O buses, said I/O interface means and said two system buses wherein said two system buses and said two I/O buses each comprise arbitration means for independently arbitrating control of said two system buses and said two I/O buses, and said I/O bus interface means comprises buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 14
Dependent Claim
215 words
A multiple processor architecture comprising: two system buses; each of said system buses having two processors associated therewith and coupled thereto; at least two independently accessible interleaved memories, each having two ports, a first one of said two ports of each of said interleaved memories being coupled to a first one of said two system buses and a second one of said two ports of each of said interleaved memories being coupled to a second one of said two system buses; two I/O buses for coupling agents resident on said two I/O buses to one another, to said processors, and to said interleaved memories; and two ported I/O bus interface means for coupling said two I/O buses directly to said two system buses, said agents being coupled to said two processors and to said interleaved memories via said two I/O buses, said I/O interface means and said two system buses wherein said two system buses and said two I/O buses each comprise arbitration means for independently arbitrating control of said two system buses and said two I/O buses, and said I/O bus interface means comprises buffering means for latching data to be written from said agents to said interleaved memories and for read-ahead prefetching data to be read by said agents from said interleaved memories.
Claim 15
Dependent Claim
65 words
A multiple processor architecture as claimed in claim 10 wherein said buffering means comprises at least one buffer register for each I/O bus, said buffer registers being sized to receive one line of data from said at least two interleaved memories, said one line of data corresponding in size to an entire line of data of any one of said at least two interleaved memories.
Claim 16
Dependent Claim
52 words
A multiple processor architecture as claimed in claim 11 wherein said I/O bus interface means include control means for selectively prefetching from one line of data up to the number of lines of data corresponding to the number of buffer registers included within an I/O bus interface means for each I/O bus.
Claim 17
Dependent Claim
102 words
A multiple processor architecture as claimed in claim 10 wherein said buffering means comprises at least two buffer registers for each I/O bus, said buffer registers being sized to receive one line of data from said interleaved memories, said one line of data corresponding in size to an entire line of data of any one of said interleaved memories whereby a full one of said buffer registers can be emptied by writing data packed therein to said interleaved memories while an empty one of said buffer registers can be packed with data to be written to said interleaved memories by an agent.
Claim 18
Dependent Claim
24 words
A multiple processor architecture as claimed in claim 13 wherein said buffering means comprise from four to eight buffer registers for each I/O bus.
References Cited (Backward Citations)
US4041472A
Cited
US4263649A
Cited
WO1983001135A1
Cited
US4807109A
Cited
US4652994A
Cited
US4652993A
Cited
US4868742A
Cited
US4805106A
Cited
US4604683A
Cited
US4797815A
Cited
US5019962A
Cited
EP0290172A2
Cited
US4949239A
Cited
US4858116A
Cited
US4953074A
Cited
US4864496A
Cited
US4920486A
Cited
US5006981A
Cited
US5081576A
Cited
US5001625A
Cited
US5138703A
Cited
US4961140A
Cited
US4912630A
Cited
US5093780A
Cited
US5006982A
Cited
EP0366361A2
Cited
US5060145A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-10-24 | 1998-04-25 | 1998-10-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-10-24 | 2002-04-25 | 2002-10-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-10-24 | 2006-04-25 | 2006-10-25 | $7700.00 | Window Closed / Lapsed |