Patent US5373534A successfully refreshed from Google Patents.
US5373534A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serial data receiving apparatus
Assignee: Panasonic Holdings Corp
•
Filing: 1992-01-14
•
Granted: 1994-12-13
•
Expires: 2012-01-14
Abstract
Abstract This serial data receiving apparatus is intended to realize the receiving process of serial data having an inferior SN ratio with a simple arrangement and at low cost. A one-bit length of the serial data is divided into several blocks. The sampling data is input at the multiple points of each block by using a shift register built in a microcomputer. The data is temporarily held so that the data at the same number block of each block is accumulated for several bits. The accumulation of the data results in cancelling the noise components and leaving the original signal components. This overlapping type receiving system makes it possible to clarify the receiving phase of a preamble signal for bit synchronization and to establish the bit synchronization. Next, the sampling data signals are entered at the multiple points based on the resulting receiving timing and the logic value of the bit is determined according to the ratio of the number of values of "1" to "0" contained in the data. Further, by using the reversal symmetry of the first half and the second half of the bi-phase codes, it is possible to realize the methods for establishing bit synchronization and determining a logic bit more effectively and accurately.
Inventors
- 👤 Shunichi Nagamoto
- 👤 Takeshi Muramatu
- 👤 Terue Matsumura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 13:42
CPC Classifications
H; H03; H03M; H03M5/00; H03M5/02; H03M5/04; H03M5/06; H03M5/12; H04; H04L; H04L25/00; H04L25/02; H04L25/06; H04L25/068; H04L25/38; H04L25/40; H04L25/49; H04L25/4904; H04L7/00; H04L7/02; H04L7/033; H04L7/0331; H04L7/04; H04L7/041; H04L7/046
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
205 words
A serial data receiving apparatus comprising: multiple samplings input means for receiving a serial signal, said serial signal comprising a preamble logical signal for bit synchronization and a serial data signal subsequent to said preamble logical signal, dividing a predetermined one-bit time length of said preamble logical signal by a natural number N to define N blocks of said serial signal with block numbers 1 through N within said one-bit predetermined time length, and sampling signal data at multiple sampling points of each of said blocks; block logic value determination means for determining a logic value of each of said N blocks as "1", "0" or "undefined" based on the signal data sampled by said multiple samplings input means; and bit synchronization means for identifying a bit synchronization phase of said preamble logical signal in accordance with logic values of said N blocks determined by said block logic value determination means to detect a phase relation between said preamble logical signal and either one of an end time point of an Nth block of said N blocks and a start time point of a first block of said N blocks and for establishing bit synchronization of said serial signal in accordance with said phase relation.
Claim 2
Dependent Claim
205 words
A serial data receiving apparatus comprising: multiple samplings input means for receiving a serial signal, said serial signal comprising a preamble logical signal for bit synchronization and a serial data signal subsequent to said preamble logical signal, dividing a predetermined one-bit time length of said preamble logical signal by a natural number N to define N blocks of said serial signal with block numbers 1 through N within said one-bit predetermined time length, and sampling signal data at multiple sampling points of each of said blocks; block logic value determination means for determining a logic value of each of said N blocks as "1", "0" or "undefined" based on the signal data sampled by said multiple samplings input means; and bit synchronization means for identifying a bit synchronization phase of said preamble logical signal in accordance with logic values of said N blocks determined by said block logic value determination means to detect a phase relation between said preamble logical signal and either one of an end time point of an Nth block of said N blocks and a start time point of a first block of said N blocks and for establishing bit synchronization of said serial signal in accordance with said phase relation.
Claim 3
Dependent Claim
22 words
The serial data receiving apparatus according to claim 1, wherein said natural number N is even (N=2n, n=1,2,3,4,5, . . . ).
Claim 4
Dependent Claim
81 words
The serial data receiving apparatus according to claim 2, wherein said block logic value determination means determines a logic value of an i-th block based on the sampled signal data at the i-th (an integer of 1≦i≦n) block and the sampled signal data at the (i+n)th block, and wherein said bit synchronization means derives said phase relation based on a serial pattern of the logic values of each of said i-th blocks (1≦i≦n) obtained by said block logic value determination means.
Claim 5
Dependent Claim
115 words
The serial data receiving apparatus according to claim 1, wherein said multiple samplings input means samples said signal data at the multiple points of each of said blocks over two or more bits of said preamble logical signal for bit synchronization, and wherein said block logic value determination means comprises block data accumulating means for accumulating the sampled signal data of blocks having a common block number for each of said two or more bits, and said block logic value determination means determines the logic value of each of the blocks of said two or more bits based on the accumulated sampled signal data for each block number obtained by said block data accumulating means.
Claim 6
Dependent Claim
93 words
The serial data receiving apparatus according to claim 1, wherein said multiple samplings input means comprises: a shift register having a capacity of a predetermined number of bits for sequentially shifting and holding said serial signal bit by bit; and a shift clock generator for generating a shift clock signal to control shifting and holding operating timings of said shift register; said shift clock signal having a period shorter than a time obtained by dividing one half of said predetermined one-bit time length by the predetermined number of bits of said shift register.
Claim 7
Dependent Claim
60 words
The serial data receiving apparatus according to claim 5, further comprising a shift clock counter for counting pulses of said shift clock signal and for generating a shifted-input complete signal to control reading of said shift register when counting a number of said pulses of said shift clock signal equal to the predetermined number of bits of said shift register.
Claim 8
Dependent Claim
75 words
The serial data receiving apparatus according to claim 5, further comprising means for counting a number of values of "1" (or "0") in a portion of the serial signal which is held in said shift register to obtain a counted value and outputting said counted value to said block logic value determination means, said block logic value determination means determining said logic value of said each of said N blocks based on said counted value.
Claim 9
Dependent Claim
109 words
The serial data receiving apparatus according to claim 5, further comprising means for counting a number of values of "1" (or "0") in a portion of said serial signal which is held in said shift register by using a data conversion table which lists a plurality of possible bit combinations for said portion of said serial signal and in each of said plurality of possible bit combinations, and for outputting said number of values of "1" (or "0") in said portion of said serial signal to said bit logic value determination means, said bit logic value determination means determining a logic value of said portion of said serial signal.
Claim 10
Dependent Claim
102 words
A serial data receiving apparatus comprising: sampling means for sampling data at multiple points of a first half and a second half of each bit contained in a serial data stream of bi-phase codes; data converting means for counting a number of values of "1" (or "0") occurring in the data sampled at said multiple points by said sampling means; and bit logic determining means for determining a logic value of said each bit from the number of values of "1" (or "0") counted in the first half and the second half of said each bit counted by said data converting means.
Claim 11
Dependent Claim
102 words
A serial data receiving apparatus comprising: sampling means for sampling data at multiple points of a first half and a second half of each bit contained in a serial data stream of bi-phase codes; data converting means for counting a number of values of "1" (or "0") occurring in the data sampled at said multiple points by said sampling means; and bit logic determining means for determining a logic value of said each bit from the number of values of "1" (or "0") counted in the first half and the second half of said each bit counted by said data converting means.
Claim 12
Dependent Claim
59 words
The serial data receiving apparatus according to claim 9, wherein said bit logic determining means determines the logic value of said each bit in accordance with one of the first half and the second half of said each bit whose logic can be determined with greater certainty from a ratio of said numbers of values of "1" and "0".
Claim 13
Dependent Claim
61 words
The serial data receiving apparatus according to claim 9, wherein said bit logic determining means determines the logic values of said each bit by summing up the number of values of "1" (or "0") counted in the first half of said each bit and the number of values of "0" (or "1") counted in the second half of said each bit.
Claim 14
Dependent Claim
97 words
The serial data receiving apparatus according to claim 9, wherein said sampling means comprises: a shift register having capacity of a predetermined number of bits for sequentially shifting an holding said serial data stream bit by bit; and a shift clock generator for generating a shift clock signal to control shifting and holding operating timings of said shift register; said shift clock signal having a period shorter than a time obtained by dividing one half of a predetermined period of time needed to transmit each said bit by the predetermined number of bits of said shift register.
Claim 15
Dependent Claim
59 words
The serial data receiving apparatus according to claim 12, further comprising a shift clock counter for counting pulses of said shift clock signal and for generating a shifted-input complete signal to control reading of said shift register when counting a number of pulses of said shift clock signal equal to the predetermined number of bits of said shift register.
Claim 16
Dependent Claim
69 words
The serial data receiving apparatus according to claim 12, wherein said data converting means counts a number of values of "1" (or "0") in a portion of the serial data stream which is held in said shift register to obtain a counted value and outputs said counted value to said bit logic determining means for determination of said logic value of said each bit based on said counted value.
Claim 17
Dependent Claim
68 words
The serial data receiving apparatus according to claim 12, wherein said data converting means counts said number of values of "1" (or "0") by using a data conversion table which lists a plurality of possible bit combinations for a portion of said serial data stream held in said shift register and a number of values of "1" (or "0") in each of said plurality of possible bit combinations.
References Cited (Backward Citations)
US3760355A
Cited
US4080572A
Cited
US4242755A
Cited
US4276650A
Cited
US4472686A
Cited
US4514854A
Cited
US4567604A
Cited
US5093841A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-12 | 1998-06-13 | 1998-12-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-12 | 2002-06-13 | 2002-12-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-12 | 2006-06-13 | 2006-12-13 | $7700.00 | Window Closed / Lapsed |