US5427972A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a sidewall contact
Assignee: Mitsubishi Electric Corp
•
Filing: 1990-04-18
•
Granted: 1995-06-27
•
Expires: 2010-04-18
Abstract
Abstract A semiconductor device comprises a P-type semiconductor substrate having a major surface, an insulating film formed on the major surface of the semiconductor substrate, a first polycrystalline silicon layer formed on the insulating film, an n + diffused layer formed on the substrate and adjacent to an end portion of the first polycrystalline silicon layer, and a side wall formed on the end portion of the first polycrystalline silicon layer and formed of a second polycrystalline silicon layer for connecting the end portion of the first polycrystalline silicon layer with the n + diffused layer.
Inventors
- 👤 Masahiro Shimizu
- 👤 Katsuhiro Tsukamoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 19:53
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/37; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/062; H10W20/40
Claims Analysis
Total Claims: 2
Claim 1
Independent Claim
390 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a portion of the main surface of a semiconductor substrate having an impurity concentration of a certain conductivity type; forming a first polycrystalline conductor layer on said insulating film; connecting an end portion of said first polycrystalline conductor layer to said semiconductor substrate by means of a second conductor layer formed as a side wall by self-alignment; said step of forming said first polycrystalline conductor layer comprising doping with at least one impurity selected from the group consisting of arsenic, phosphorus or boron into said polycrystalline silicon layer; said step of connecting an end portion of said first polycrystalline conductor layer to said semiconductor substrate comprising (a) forming an oxide film on said substrate and said first polycrystalline conductor layer; (b) through said oxide film exposing a portion of said semiconductor substrate adjacent said first polycrystalline conductor layer; (c) forming an impurity layer in the exposed portion of said semiconductor substrate at a major surface thereof; (d) forming said second conductor layer on said impurity layer and said oxide film; and (e) removing said second conductor layer until said oxide film is exposed; wherein said step of removing the second conductor layer comprises the step of reactive ion etching; and wherein said step of connecting said first conductor layer to said semiconductor substrate further comprises the steps of: forming a nitride film and a first oxide film on said first conductor layer and on that portion of said semiconductor substrate where said first conductor layer is not formed; forming a second oxide film on said nitride film; forming a side wall of said first and second oxide film and said nitride film on the side portion of said first conductor layer by etching said nitride film and second oxide film from above said second oxide film until the surface of said first oxide film is exposed; removing a side wall of said second oxide film and said first oxide film on the portion other than the side portion of said first conductor layer by etching; forming said oxide film on said substrate and said first conductor layer by selective oxidation using the side wall of said nitride film and said first oxide film as a mask; removing the side wall of said nitride film.
Claim 2
Independent Claim
390 words
A method of manufacturing a semiconductor device comprising the steps of: forming an insulating film on a portion of the main surface of a semiconductor substrate having an impurity concentration of a certain conductivity type; forming a first polycrystalline conductor layer on said insulating film; connecting an end portion of said first polycrystalline conductor layer to said semiconductor substrate by means of a second conductor layer formed as a side wall by self-alignment; said step of forming said first polycrystalline conductor layer comprising doping with at least one impurity selected from the group consisting of arsenic, phosphorus or boron into said polycrystalline silicon layer; said step of connecting an end portion of said first polycrystalline conductor layer to said semiconductor substrate comprising (a) forming an oxide film on said substrate and said first polycrystalline conductor layer; (b) through said oxide film exposing a portion of said semiconductor substrate adjacent said first polycrystalline conductor layer; (c) forming an impurity layer in the exposed portion of said semiconductor substrate at a major surface thereof; (d) forming said second conductor layer on said impurity layer and said oxide film; and (e) removing said second conductor layer until said oxide film is exposed; wherein said step of removing the second conductor layer comprises the step of reactive ion etching; and wherein said step of connecting said first conductor layer to said semiconductor substrate further comprises the steps of: forming a nitride film and a first oxide film on said first conductor layer and on that portion of said semiconductor substrate where said first conductor layer is not formed; forming a second oxide film on said nitride film; forming a side wall of said first and second oxide film and said nitride film on the side portion of said first conductor layer by etching said nitride film and second oxide film from above said second oxide film until the surface of said first oxide film is exposed; removing a side wall of said second oxide film and said first oxide film on the portion other than the side portion of said first conductor layer by etching; forming said oxide film on said substrate and said first conductor layer by selective oxidation using the side wall of said nitride film and said first oxide film as a mask; removing the side wall of said nitride film.
References Cited (Backward Citations)
US3728161A
Cited
US3936331A
Cited
US4460911A
Cited
US4305200A
Cited
JPS5856266A
Cited
JPS58154256A
Cited
JPS6065559A
Cited
US4577395A
Cited
US4581815A
Cited
JPS617754A
Cited
JPS6155258A
Cited
US4603468A
Cited
JPS6182459A
Cited
JPS61135119A
Cited
JPS61216447A
Cited
US4700457A
Cited
US4657628A
Cited
US4678537A
Cited
JPS627152A
Cited
JPS627153A
Cited
JPS6235668A
Cited
US4797372A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-26 | 1998-12-26 | 1999-06-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-26 | 2002-12-26 | 2003-06-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-26 | 2006-12-26 | 2007-06-27 | $7700.00 | Window Closed / Lapsed |