US5444288A
Expired / Lapsed
US
⏱️ 0.0 years remaining
CMOS integrated circuit having improved power-supply filtering
Assignee: US Philips Corp
•
Filing: 1994-07-01
•
Granted: 1995-08-22
•
Expires: 2014-07-01
Abstract
Abstract An important problem in large integrated circuits is constituted by noise superimposed on the supply. This noise is particularly caused by switching of switching elements such as flipflops, and by heavily loaded output stages. These elements cause current peaks which may give rise to comparatively great fluctuations in voltage. This problem is solved at least to a great extent in CMOS circuits with standard cells or with custom layout blocks by means of an additional decoupling capacitance in the form of an extra well in the routing channels. The decoupling capacitance may be positioned immediately adjacent the switching element, which is favorable for suppressing the supply noise. Since the routing channels are generally not used for providing circuit elements, the chip surface area is not or substantially not increased by this extra capacitance.
Inventors
- 👤 Eino Jacobs
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 17:38
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/211; H10D89/213; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/85; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/90; H10D84/903; H10D84/907
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
203 words
A CMOS integrated circuit comprising a semiconductor body with a layer-shaped region of a first conductivity type adjoining a surface, in which region an electrical circuit is provided having at least two adjacent circuit blocks separated from one another by an intermediate region and formed by rows of standard cells, which circuit blocks are built up from MOS transistors having a channel of the second conductivity type and provided in the layer-shaped region of the first conductivity type and from MOS transistors having a channel of the first conductivity type and provided in first surface regions of the second conductivity type, the surface being covered with an electrically insulating layer on which a wiring pattern is provided comprising a supply line and at least one signal line provided above the intermediate region, and means for increasing a capacitance of said supply line without increasing an area of the integrated circuit, said means comprising the layer-shaped region of the first conductivity type being provided with at least one additional surface region of the second conductivity type at the area of the intermediate region below the at least one signal line, which at least one additional surface region is electrically connected to the supply line.
Claim 2
Dependent Claim
203 words
A CMOS integrated circuit comprising a semiconductor body with a layer-shaped region of a first conductivity type adjoining a surface, in which region an electrical circuit is provided having at least two adjacent circuit blocks separated from one another by an intermediate region and formed by rows of standard cells, which circuit blocks are built up from MOS transistors having a channel of the second conductivity type and provided in the layer-shaped region of the first conductivity type and from MOS transistors having a channel of the first conductivity type and provided in first surface regions of the second conductivity type, the surface being covered with an electrically insulating layer on which a wiring pattern is provided comprising a supply line and at least one signal line provided above the intermediate region, and means for increasing a capacitance of said supply line without increasing an area of the integrated circuit, said means comprising the layer-shaped region of the first conductivity type being provided with at least one additional surface region of the second conductivity type at the area of the intermediate region below the at least one signal line, which at least one additional surface region is electrically connected to the supply line.
Claim 3
Dependent Claim
45 words
A CMOS integrated circuit as claimed in claim 1, characterized in that the at least one additional surface regions has a same thickness and doping concentration as the first surface regions in which the MOS transistors with channels of the first conductivity type are provided.
Claim 4
Dependent Claim
38 words
A CMOS integrated circuit as claimed in claim 1, characterized in that the at least one additional surface region together with the at least one first surface region forms a continuous surface zone of the second conductivity type.
Claim 5
Dependent Claim
36 words
A CMOS integrated circuit as claimed in claim 1, characterized in that the layer-shaped region is of the p-conductivity type and the first and the at least one additional surface region are of the n-conductivity type.
Claim 6
Dependent Claim
65 words
A CMOS integrated circuit as claimed in claim 1, characterized in that the supply line is connected to a contact pad through a conductor track which is situated next to the circuit blocks, the layer-shaped region of the first conductivity type being provided with a surface region of the second conductivity type below this conductor track, which surface region is connected to the conductor track.
References Cited (Backward Citations)
US4314268A
Cited
US4419684A
Cited
CA1204511A
Cited
US4707718A
Cited
US4833521A
Cited
JPS60233838A
Cited
JPH02210849A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-08-21 | 1999-02-20 | 1999-08-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-08-21 | 2003-02-20 | 2003-08-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-08-21 | 2007-02-20 | 2007-08-22 | $7700.00 | Window Closed / Lapsed |