Patent US5455184A successfully refreshed from Google Patents.
US5455184A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making high speed EPROM containing graded source/drain profile
Assignee: Texas Instruments Inc
•
Filing: 1992-03-05
•
Granted: 1995-10-03
•
Expires: 2012-03-05
Abstract
Abstract An EPROM memory cell (32) stores information in a floating gate (44) which overlies a portion of a channel between a program drain (36) and a read drain (34). A control gate (46) has a lower segment (48) which overlies the portion of the channel not covered by the floating gate (44), and has an upper portion (50) overlying the floating gate (44). During a program operation, electrons flow from the read drain (34), acting as a source, to the program drain (36), and hot electrons are stored within the floating gate (44). During a read operation, electrons flow from the programming gate (36) to the read gate (34), and the majority of hot electrons drift to the control gate (46). Since the hot electrons do not enter the floating gate (44) during read operations, a higher driving current can be used, thereby increasing the speed at which the EPROM memory cell (32) is read.
Inventors
- 👤 Howard L. Tigelaar
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 12:56
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/68; H10D30/681; H10D30/684; H10D30/685; G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0491; G11C16/06; G11C16/10; G11C16/26
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
143 words
A method of forming an electrically programmable memory cell comprising the steps of: forming a first source/drain region in a substrate, said first source/drain region having a first impurity profile; forming a second source/drain region in said substrate, said second source/drain region having a second impurity profile, said second impurity profile being more graded than said first impurity profile, said first and second source/drain regions separated by a channel region in said substrate, said channel region including a first portion adjacent to said first source/drain region and a second portion adjacent to said second source/drain region; forming a conductive floating gate insulated from and adjacent said first portion of said channel region; and forming a conductive control gate having a first segment insulated from and adjacent said floating gate and a second segment insulated from and adjacent said second portion of said channel.
Claim 2
Independent Claim
143 words
A method of forming an electrically programmable memory cell comprising the steps of: forming a first source/drain region in a substrate, said first source/drain region having a first impurity profile; forming a second source/drain region in said substrate, said second source/drain region having a second impurity profile, said second impurity profile being more graded than said first impurity profile, said first and second source/drain regions separated by a channel region in said substrate, said channel region including a first portion adjacent to said first source/drain region and a second portion adjacent to said second source/drain region; forming a conductive floating gate insulated from and adjacent said first portion of said channel region; and forming a conductive control gate having a first segment insulated from and adjacent said floating gate and a second segment insulated from and adjacent said second portion of said channel.
Claim 3
Dependent Claim
37 words
The method of claim 1, in which said step of forming a second source/drain region includes implanting a first impurity having a slow diffusion rate and a second impurity having a faster diffusion rate in said substrate.
Claim 4
Dependent Claim
27 words
The method of claim 2 wherein said step of forming a second source/drain region includes using arsenic as said first impurity and phosphorus as said second impurity.
Claim 5
Dependent Claim
41 words
The method of claim 1, in which said step of forming a second source/drain region includes implanting arsenic at a dose of approximately 5×10 15 /cm 2 and phosphorus at a dose of approximately 5×10 14 /cm 2 in said substrate.
Claim 6
Dependent Claim
46 words
The method of claim 4, in which said step of forming a second source/drain region includes performing a high temperature anneal to produce a high concentration of phosphorus and arsenic at a surface of said substrate and a gradual decreasing concentration of phosphorus beneath the surface.
Claim 7
Dependent Claim
21 words
The method of claim 1, in which said second source/drain region extends deeper into said substrate than said first source/drain region.
Claim 8
Independent Claim
145 words
A method of forming an electrically programmable memory cell at the face of a substrate, comprising the steps of: forming a floating gate insulated from and adjacent a first portion of a channel region in said face; forming a control gate having a first segment insulated from and adjacent said floating gate and a second segment insulated from and adjacent a second portion of said channel region, said second portion of said channel region adjacent said first portion of said channel region; forming a first source/drain region in said substrate adjacent said first portion of said channel region, said first source/drain region having a first impurity profile; and forming a second source/drain region in said substrate adjacent said second portion of said channel region, said second source/drain region having a second impurity profile, said second impurity profile being more graded than said first impurity profile.
Claim 9
Independent Claim
145 words
A method of forming an electrically programmable memory cell at the face of a substrate, comprising the steps of: forming a floating gate insulated from and adjacent a first portion of a channel region in said face; forming a control gate having a first segment insulated from and adjacent said floating gate and a second segment insulated from and adjacent a second portion of said channel region, said second portion of said channel region adjacent said first portion of said channel region; forming a first source/drain region in said substrate adjacent said first portion of said channel region, said first source/drain region having a first impurity profile; and forming a second source/drain region in said substrate adjacent said second portion of said channel region, said second source/drain region having a second impurity profile, said second impurity profile being more graded than said first impurity profile.
Claim 10
Dependent Claim
41 words
The method of claim 7, in which said step of forming a second source/drain region includes implanting arsenic at a dose of approximately 5×10 15 cm 2 and phosphorus at a dose of approximately 5×10 14 /cm 2 in said substrate.
Claim 11
Dependent Claim
46 words
The method of claim 8, in which said step of forming a second source/drain region includes performing a high temperature anneal to produce a high concentration of phosphorus and arsenic at a surface of said substrate and a gradual decreasing concentration of phosphorus beneath the surface.
Claim 12
Dependent Claim
21 words
The method of claim 7, in which said second source/drain region extends deeper into said substrate than said first source/drain region.
Claim 13
Dependent Claim
34 words
The method of claim 7, in which said step of forming a second source/drain region includes implanting a first impurity having a slow diffusion rate and a second impurity having a faster diffusion rate.
Claim 14
Dependent Claim
18 words
The method of claim 11, in which said first impurity is arsenic and said second impurity is phosphorus.
Claim 15
Dependent Claim
19 words
The method of claim 7, in which said first and second source/drain regions are self-aligned to the control gate.
References Cited (Backward Citations)
US4019198A
Cited
US4173791A
Cited
US4332077A
Cited
US4282446A
Cited
US4409723A
Cited
US4336603A
Cited
US4366555A
Cited
US4612212A
Cited
US4665418A
Cited
US4590503A
Cited
US4575920A
Cited
US4617479A
Cited
US4617479B1
Cited
US4639893A
Cited
US4620361A
Cited
US4727038A
Cited
US4698787A
Cited
JPS62125676A
Cited
US4814286A
Cited
US4764477A
Cited
US4797856A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-02 | 1999-04-03 | 1999-10-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-02 | 2003-04-03 | 2003-10-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-02 | 2007-04-03 | 2007-10-03 | $7700.00 | Window Closed / Lapsed |