Patent US5457414A successfully refreshed from Google Patents.
US5457414A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power supply loss sensor
Assignee: Agere Systems LLC
•
Filing: 1992-12-22
•
Granted: 1995-10-10
•
Expires: 2012-12-22
Abstract
Abstract A clocked comparator circuit compares the primary and backup power supply voltages to a system. When the primary voltage falls a given amount below the backup, the circuit provides a signal that may be used to switch to the backup power supply. When the primary voltage is again present, the circuit can switch back to primary power. Alternatively, or additionally, a signal may be generated to initiate graceful shutdown of the system. The clock to the comparator typically operates at a higher frequency when operating on the primary voltage, and a lower frequency when operating on the backup voltage. This circuit is typically used with a portable system that uses a rechargeable battery as its primary power supply. The backup power supply may be a long-life battery that provides power to only a portion of the system. For example, in a computer, only a static memory may be powered by the backup, to allow the full system to retain its proper configuration when the primary power supply is again activated. The circuit may be implemented with all digital logic, typically CMOS, thus minimizing power dissipation and increasing its versatility.
Inventors
- 👤 David A. Inglis
- 👤 Hyun Lee
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 03:56
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; G06F1/3203; G06F1/3234; G06F1/324; G06F1/30; H; H02; H02J; H02J9/00; H02J9/04; H02J9/06; H02J9/061; Y; Y02; Y02D; Y02D10/00
Claims Analysis
Total Claims: 33
Claim 1
Independent Claim
124 words
An integrated circuit having a first input for receiving a first power supply voltage from a first source, and a second input for receiving a second power supply voltage from a second source; and including a clocked comparator for comparing the first and second power supply voltages and providing a comparator output signal; and also including a clock provider that depends on the relative values of said first power supply voltage and said second power supply voltage to provide a clock signal to said comparator at a high clock rate when said first power supply voltage exceeds said second power supply voltage, and at a low clock rate when said second power supply voltage exceeds said first power supply voltage by a given amount.
Claim 2
Dependent Claim
124 words
An integrated circuit having a first input for receiving a first power supply voltage from a first source, and a second input for receiving a second power supply voltage from a second source; and including a clocked comparator for comparing the first and second power supply voltages and providing a comparator output signal; and also including a clock provider that depends on the relative values of said first power supply voltage and said second power supply voltage to provide a clock signal to said comparator at a high clock rate when said first power supply voltage exceeds said second power supply voltage, and at a low clock rate when said second power supply voltage exceeds said first power supply voltage by a given amount.
Claim 3
Dependent Claim
25 words
The circuit of claim 1 wherein said high clock rate is greater than 1 megahertz, and said low clock rate is less than 1 megahertz.
Claim 4
Dependent Claim
22 words
The integrated circuit of claim 1 wherein said first source is a main battery, and said second source is a backup battery.
Claim 5
Dependent Claim
15 words
The integrated circuit of claim 1 wherein said given amount is 150 millivolts or less.
Claim 6
Dependent Claim
121 words
The integrated circuit of claim 1 wherein said clocked comparator comprises: (1) a first pull-up transistor serially connected between said first input and a first voltage-dropping means, with said voltage-dropping means being serially connected to a first pull-down transistor at a first node, with the control terminals of the first transistors being coupled to a first clock phase source; (2) a second pull-up transistor serially connected between said second input and a switching transistor, with said switching transistor being serially connected to a second pull-down transistor at an output node, with the control terminals of the second transistors being coupled to a second clock phase source, and with the control terminal of the switching transistor being coupled to said first node.
Claim 7
Dependent Claim
26 words
The integrated circuit of claim 5 wherein said first and second pull-up transistors are p-channel transistors, and said first and second pull-down transistors are n-channel transistors.
Claim 8
Dependent Claim
18 words
The integrated circuit of claim 6 wherein said first voltage-dropping means and said switching means are p-channel transistors.
Claim 9
Independent Claim
146 words
A system including a primary power source that supplies a first power supply voltage, and a backup power source that supplies a second power supply voltage, and further including a circuit having a first input for receiving said first power supply voltage, and a second input for receiving said second power supply voltage; wherein said circuit includes a clocked comparator for comparing the first and second power supply voltages and providing a comparator output signal; and also including a clock provider that depends on the relative values of said first power supply voltage and said second power supply voltage to provide a clock signal to said comparator at a high clock rate when said first power supply voltage exceeds said second power supply voltage, and at a low clock rate when said second power supply voltage exceeds said first power supply voltage by a given amount.
Claim 10
Independent Claim
146 words
A system including a primary power source that supplies a first power supply voltage, and a backup power source that supplies a second power supply voltage, and further including a circuit having a first input for receiving said first power supply voltage, and a second input for receiving said second power supply voltage; wherein said circuit includes a clocked comparator for comparing the first and second power supply voltages and providing a comparator output signal; and also including a clock provider that depends on the relative values of said first power supply voltage and said second power supply voltage to provide a clock signal to said comparator at a high clock rate when said first power supply voltage exceeds said second power supply voltage, and at a low clock rate when said second power supply voltage exceeds said first power supply voltage by a given amount.
Claim 11
Dependent Claim
25 words
The circuit of claim 8 wherein said high clock rate is greater than 1 megahertz, and said low clock rate is less than 1 megahertz.
Claim 12
Dependent Claim
39 words
The system of claim 9 wherein said first source is a main battery, and said second source is a backup battery, wherein said first power supply voltage exceeds said second power supply voltage in normal operation of said circuit.
Claim 13
Dependent Claim
14 words
The system of claim 10 wherein said given amount is 150 millivolts or less.
Claim 14
Dependent Claim
121 words
The system of claim 8 wherein said clocked comparator comprises: (1) a first pull-up transistor serially connected between said first input and a first voltage-dropping means, with said voltage dropping means being serially connected to a first pull-down transistor at a first node, with the control terminals of the first transistors being coupled to a first clock phase source; (2) a second pull-up transistor serially connected between said second input and a switching transistor, with said switching transistor being serially connected to a second pull-down transistor at an output node, with the control terminals of the second transistors being coupled to a second clock phase source, and with the control terminal of the switching transistor being coupled to said first node.
Claim 15
Dependent Claim
25 words
The system of claim 12 wherein said first and second pull-up transistors are p-channel transistors, and said first and second pull-down transistors are n-channel transistors.
Claim 16
Dependent Claim
17 words
The system of claim 13 Wherein said first voltage-dropping means and said switching means are p-channel transistors.
Claim 17
Dependent Claim
189 words
A voltage comparator circuit comprising: (1) a p-channel transistor having its source connected to a first power supply voltage conductor from a first source, its drain connected to the source of a voltage-dropping p-channel transistor, and its gate connected to means for generating a first clock phase; (2) an n-channel transistor having its drain connected to the gate and drain of said voltage-dropping transistor, its source connected to a common power supply voltage conductor, and its gate connected to said means for generating a first clock phase; (3) a p-channel transistor having its source connected to a second power supply voltage conductor from a second source, its drain connected to the source of a switching p-channel transistor, and its gate connected to a means for generating a second clock phase; (4) an n-channel transistor having its drain connected to the drain of said switching transistor at an output node, its source connected to said common power supply voltage conductor, and its gate connected to said means for generating a second clock phase; and wherein the gate of said switching transistor is connected to the drain of said voltage-dropping transistor.
Claim 18
Dependent Claim
189 words
A voltage comparator circuit comprising: (1) a p-channel transistor having its source connected to a first power supply voltage conductor from a first source, its drain connected to the source of a voltage-dropping p-channel transistor, and its gate connected to means for generating a first clock phase; (2) an n-channel transistor having its drain connected to the gate and drain of said voltage-dropping transistor, its source connected to a common power supply voltage conductor, and its gate connected to said means for generating a first clock phase; (3) a p-channel transistor having its source connected to a second power supply voltage conductor from a second source, its drain connected to the source of a switching p-channel transistor, and its gate connected to a means for generating a second clock phase; (4) an n-channel transistor having its drain connected to the drain of said switching transistor at an output node, its source connected to said common power supply voltage conductor, and its gate connected to said means for generating a second clock phase; and wherein the gate of said switching transistor is connected to the drain of said voltage-dropping transistor.
Claim 19
Dependent Claim
25 words
The circuit of claim 15 wherein the low voltage state of said first clock phase overlaps the low voltage state of said second clock phase.
Claim 20
Dependent Claim
79 words
The circuit of claim 16 wherein the means for generating first and second clock phases depends on the relative values of said first power supply voltage and said second power supply voltage to provide said first and second clock phases at a high clock rate when said first power supply voltage exceeds said second power supply voltage, and at a low clock rate when said second power supply voltage exceeds said first power supply voltage by a given amount.
Claim 21
Dependent Claim
25 words
The circuit of claim 17 wherein said high clock rate is greater than 1 megahertz, and said low clock rate is less than 1 megahertz.
Claim 22
Dependent Claim
125 words
An integrated circuit having a clocked voltage comparator comprising: (1) a first pull-up transistor serially connected between a first input and a voltage-dropping means, with said voltage-dropping means being serially connected with a first pull-down transistor at a first node, and with the control terminals of the first pull-up and pull-down transistors being coupled to a first clock phase source; (2) a second pull-up transistor serially connected between a second input and a switching transistor, with said switching transistor being serially connected to a second pull-down transistor at an output node, with the control terminals of the second pull-up and pull-down transistors being coupled to a second clock phase source; and wherein the control terminal of the switching transistor is coupled to said first node.
Claim 23
Dependent Claim
125 words
An integrated circuit having a clocked voltage comparator comprising: (1) a first pull-up transistor serially connected between a first input and a voltage-dropping means, with said voltage-dropping means being serially connected with a first pull-down transistor at a first node, and with the control terminals of the first pull-up and pull-down transistors being coupled to a first clock phase source; (2) a second pull-up transistor serially connected between a second input and a switching transistor, with said switching transistor being serially connected to a second pull-down transistor at an output node, with the control terminals of the second pull-up and pull-down transistors being coupled to a second clock phase source; and wherein the control terminal of the switching transistor is coupled to said first node.
Claim 24
Dependent Claim
30 words
The integrated circuit of claim 19 wherein said first and second pull-up transistors are p-channel field effect transistors, and said first and second pull-down transistors are n-channel field effect transistors.
Claim 25
Dependent Claim
24 words
The integrated circuit of claim 20 wherein said first voltage-dropping means is a p-channel field effect transistor having its gate connected to its drain.
Claim 26
Dependent Claim
16 words
The integrated circuit of claim 20 wherein said switching transistor is a p-channel field effect transistor.
Claim 27
Dependent Claim
26 words
The integrated circuit of claim 20 wherein the low voltage stage of said first clock phase overlaps the low voltage state of said second clock phase.
Claim 28
Dependent Claim
32 words
The integrated circuit of claim 1 wherein said comparator output signal is provided to a power source switch that selectively connects either said first source or said second source to a load.
Claim 29
Dependent Claim
15 words
The integrated circuit of claim 24 wherein said load includes at least one integrated circuit.
Claim 30
Dependent Claim
16 words
The integrated circuit of claim 24 wherein said load is a portion of an integrated circuit.
Claim 31
Dependent Claim
33 words
The system of claim 8 wherein said comparator output signal is provided to a power source switch that selectively connects either said primary power source or said backup power source to a load.
Claim 32
Dependent Claim
14 words
The system of claim 27 wherein said load includes at least one integrated circuit.
Claim 33
Dependent Claim
15 words
The system of claim 27 wherein said load is a portion of an integrated circuit.
References Cited (Backward Citations)
US4122359A
Cited
US4463270A
Cited
US4461965A
Cited
USRE32200E
Cited
US4451742A
Cited
US4422163A
Cited
US4845383A
Cited
US4549100A
Cited
US4754160A
Cited
EP0269767A1
Cited
US4730121B1
Cited
US4730121A
Cited
US4908790A
Cited
US4884242A
Cited
US5058075A
Cited
US4989261A
Cited
US4996453A
Cited
US5168206A
Cited
US5233748A
Cited
EP0509585A1
Cited
US5187396A
Cited
US5254888A
Cited
US5280198A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-10-09 | 1999-04-10 | 1999-10-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-10-09 | 2003-04-10 | 2003-10-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-10-09 | 2007-04-10 | 2007-10-10 | $7700.00 | Window Closed / Lapsed |