Patent US5459090A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5459090A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and method for forming the same

Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1993-08-25
•
Granted: 1995-10-17
•
Expires: 2013-08-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A novel structure of TFT is described. In the structure of TFT, an anodic oxidation film, which is a material composing a gate electrode, is laid at the side of gate electrode. An electrode, which is connected to a source, drain region, is in contact with the upper surface and the side of the source, drain region, and extended on the upper surface of an insulation film which is laid on the gate electrode. In the preparation process of TFT, it can be completed by using only two sheets of mask.

Inventors

  • 👤 Shunpei Yamazaki
  • 👤 Toshiji Hamatani

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 08:04
CPC Classifications
H; H10; H10D; H10D86/00; H10D86/01; H10D86/021; H10D86/0231; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/673; H10D30/6737; H10D30/6739; H10D86/40; H10D86/60

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 244 words
A method for forming a complementary transistor pair comprising a p-channel thin film transistor and an n-channel thin film transistor, comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layers; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second impurity having a second conductive type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 2
Independent Claim 244 words
A method for forming a complementary transistor pair comprising a p-channel thin film transistor and an n-channel thin film transistor, comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layers; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second impurity having a second conductive type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 3
Dependent Claim 23 words
The method of claim 1 further comprising the step of irradiating said semiconductor islands in order to activate said first and second impurities.
Claim 4
Independent Claim 269 words
A method for forming a complementary transistor pair comprising a p-channel thin ilhn transistor and an n-channel thin film transistor, comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layers; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second. impurity having a second conductive type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein where the concentration of said first impurity contained in the other one of the semiconductor islands is smaller than the concentration of said second impurity; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 5
Independent Claim 269 words
A method for forming a complementary transistor pair comprising a p-channel thin ilhn transistor and an n-channel thin film transistor, comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layers; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second. impurity having a second conductive type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein where the concentration of said first impurity contained in the other one of the semiconductor islands is smaller than the concentration of said second impurity; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 6
Dependent Claim 28 words
The method of claim 2 wherein said semiconductor islands are irradiated with a laser light in said irradiating step in order to activate said first and second impurities.
Claim 7
Dependent Claim 17 words
The method of claim 2 wherein the second conductivity type is opposite to the first conductivity type.
Claim 8
Dependent Claim 17 words
The method of claim 4 wherein the second conductivity type is opposite to the first conductivity type.
Claim 9
Dependent Claim 27 words
The method of claim 1 wherein said gate electrodes comprise a material selected from the group consisting of aluminum, molybdenum, tungsten, titanium, tantalum and a combination thereof.
Claim 10
Dependent Claim 27 words
The method of claim 3 wherein said gate electrodes comprise a material selected from the group consisting of aluminum, molybdenum, tungsten, titanium, tantalum and a combination thereof.
Claim 11
Independent Claim 256 words
A method for manufacturing an electro-optical device comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layer; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second impurity having a second conductivity type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein where the concentration of said first impurity contained in the other one of the semiconductor islands is smaller than the concentration of said second impurity; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 12
Independent Claim 256 words
A method for manufacturing an electro-optical device comprising the steps of: forming a pair of semiconductor islands on an insulating surface of a substrate; forming gate insulating layers on said semiconductor islands; forming gate electrodes on said gate insulating layer; oxidizing at least side surfaces of said gate electrodes by anodic oxidation to form an anodic oxide layer on at least the side surfaces of the gate electrodes; introducing a first impurity having a first conductivity type to portions of both of said semiconductor islands with said gate electrodes and said anodic oxide layer thereon used as a mask to form pairs of impurity regions having the first conductivity type in said semiconductor islands; forming a mask over one of said semiconductor islands, and the corresponding one of the gate electrodes formed thereon; and introducing a second impurity having a second conductivity type to portions of the other one of the semiconductor islands with the gate electrode and the anodic oxide thereof formed on the other one of the semiconductor islands used as a mask in order to form a pair of impurity regions having the second conductivity type therein where the concentration of said first impurity contained in the other one of the semiconductor islands is smaller than the concentration of said second impurity; wherein channel regions are formed between said impurity regions in each of the semiconductor islands and each boundary between the channel region and the impurity regions is substantially aligned with outer edges of the anodic oxide layer of the gate electrodes.
Claim 13
Dependent Claim 13 words
The method of claim 9 wherein said device is a liquid crystal device.

References Cited (Backward Citations)

US4065781A Cited
US4040073A Cited
US4236167A Cited
US4336550A Cited
US5024960A Cited
US5254866A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-10-16 1999-04-17 1999-10-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-10-16 2003-04-17 2003-10-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-10-16 2007-04-17 2007-10-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag