Patent US5513262A successfully refreshed from Google Patents.
US5513262A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Device for enciphering and deciphering, by means of the DES algorithm, data to be written to be read from a hard disk
Assignee: TULIP COMPUTER INTERNATIONAL BV HAMBAKENWETERING 4 5231 DC 'S-HERTOGENBOSCH
•
Filing: 1993-02-18
•
Granted: 1996-04-30
•
Expires: 2013-02-18
Abstract
Abstract A device for enciphering and deciphering with the aid of the DES algorithm data to be written to or read from a hard disk, wherein the input of a DES cipher device (25) is coupled, via a converter (26) for converting data words having a word width of 16 bits to data words having a word width of 64 bits, to a bus for transferring data words having a word width of 16 bits to and from a central processor unit, and to a bus for transferring data words having a word width of 16 bits to and from a disk storage unit and wherein the output of the DES cipher device is coupled, via a multiplexer (27) for converting data words having a word width of 64 bits to data words having a word width of 16 bits, to the bus of the central processor unit and to the bus of the disk storage unit.
Inventors
- 👤 Harm W. van Rumpt
- 👤 Jan van Maanen
- 👤 Nicolaas J. M. Opdam
- 👤 Willem J. Vervoorn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:47
CPC Classifications
G; G06; G06F; G06F21/00; G06F21/70; G06F21/78; G06F21/80; G06F21/60; G06F21/62
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
272 words
Apparatus for enciphering and deciphering data to be written to and read from a hard disk, the apparatus comprising: a processor; a hard disk storage unit; and an encryption/decryption circuit connected between the processor and the hard disk storage unit for enciphering and 8 deciphering data through a data encryption standard (DES) algorithm, the encryption/decryption circuit having: a first converter circuit for converting n-bit wide words applied as an input thereto (wherein n is an integer less than or equal to 64) into 64-bit wide words, said n-bit words incoming, via a first n-bit wide bus, from the processor and intended for storage in the hard disk storage unit or incoming, via a second n-bit wide bus, from the hard disk storage unit and intended for application to the processor; a DES cipher circuit, connected to and responsive to the converter and through use of the DES algorithm, for enciphering each of the 64-bit words, formed of n-bit words incoming from the processor, into corresponding 64-bit DES encrypted words and for deciphering each of the 64-bit words, formed of n-bit words incoming from the hard disk storage unit, into corresponding 64-bit DES decrypted words; and a second converter circuit, connected to the DES cipher circuit, for converting each of the 64-bit DES encrypted words into n-bit encrypted words and for applying, via the second n-bit bus, each of the n-bit encrypted words to said hard disk storage unit for storage thereon, and for converting each of the 64-bit DES decrypted words into n-bit decrypted words and for applying, via the first n-bit bus, each of the n-bit decrypted words to the processor.
Claim 2
Dependent Claim
272 words
Apparatus for enciphering and deciphering data to be written to and read from a hard disk, the apparatus comprising: a processor; a hard disk storage unit; and an encryption/decryption circuit connected between the processor and the hard disk storage unit for enciphering and 8 deciphering data through a data encryption standard (DES) algorithm, the encryption/decryption circuit having: a first converter circuit for converting n-bit wide words applied as an input thereto (wherein n is an integer less than or equal to 64) into 64-bit wide words, said n-bit words incoming, via a first n-bit wide bus, from the processor and intended for storage in the hard disk storage unit or incoming, via a second n-bit wide bus, from the hard disk storage unit and intended for application to the processor; a DES cipher circuit, connected to and responsive to the converter and through use of the DES algorithm, for enciphering each of the 64-bit words, formed of n-bit words incoming from the processor, into corresponding 64-bit DES encrypted words and for deciphering each of the 64-bit words, formed of n-bit words incoming from the hard disk storage unit, into corresponding 64-bit DES decrypted words; and a second converter circuit, connected to the DES cipher circuit, for converting each of the 64-bit DES encrypted words into n-bit encrypted words and for applying, via the second n-bit bus, each of the n-bit encrypted words to said hard disk storage unit for storage thereon, and for converting each of the 64-bit DES decrypted words into n-bit decrypted words and for applying, via the first n-bit bus, each of the n-bit decrypted words to the processor.
Claim 3
Dependent Claim
82 words
The apparatus in claim 1 wherein the encryption/decryption circuit further comprises control logic for recognizing pre-defined hard disk command words and data associated therewith present in the incoming n-bit words from the processor and, in response thereto, for controlling said DES cipher circuit so as to transfer therethrough, without DES enciphering, said command words and the data associated therewith such that the command words and the accompanying data pass, without being DES enciphered, between the hard disk storage unit and the processor.
Claim 4
Dependent Claim
12 words
The apparatus in claim 1 wherein n equals a value of 16.
Claim 5
Dependent Claim
82 words
The apparatus in claim 3 wherein the encryption/decryption circuit further comprises control logic for recognizing pre-defined hard disk command words and data associated therewith present in the incoming n-bit words from the processor and, in response thereto, for controlling said DES cipher circuit so as to transfer therethrough, without DES enciphering, said command words and the data associated therewith such that the command words and the accompanying data pass, without being DES enciphered, between the hard disk storage unit and the processor.
Claim 6
Dependent Claim
14 words
The apparatus in claim 4 wherein the first and second busses are the same.
Claim 7
Dependent Claim
56 words
The apparatus in claim 1 wherein the encryption/decryption circuit further comprises control logic for controlling DES ciphering of the 64-bit words in response to an input/output (I/O) write cycle signal and DES deciphering of the 64-bit words in response to an I/O read cycle signal, said read and write cycle signals being provided by the processor.
Claim 8
Dependent Claim
12 words
The apparatus in claim 6 wherein n equals a value of 16.
Claim 9
Dependent Claim
142 words
The apparatus in claim 7 wherein the control logic controls said first converter circuit, in response to four successive ones of nine successive write cycles on said I/O write cycle signal, to convert four successively occurring ones of 16-bit words appearing on the first bus into one of the 64-bit wide words, controls the DES cipher circuit, in response to a fifth one of the nine write cycles, to DES encipher the one 64-bit wide word into a corresponding one of the 64-bit DES encrypted words, and controls the second converter circuit, in response to four remaining successive ones of the nine write cycles, to convert the corresponding one 64-bit DES encrypted word into four successively occurring 16-bit encrypted words and to apply each of the four encrypted 16-bit words to the second bus for application to the hard disk storage unit.
Claim 10
Dependent Claim
45 words
The apparatus in claim 8 wherein the logic circuit operates the first and second converter circuits, in response to the write cycles, concurrently but on a time staggered basis with a pre-defined temporal offset therebetween such that the encryption/decryption circuit functions on a pipelined basis.
Claim 11
Dependent Claim
22 words
The apparatus in claim 9 wherein the pre-defined temporal offset is a period defined by four successive ones of the write cycles.
Claim 12
Dependent Claim
76 words
The apparatus in claim 10 wherein the control logic recognizes pre-defined hard disk command words and data associated therewith present in the incoming n-bit words from the processor and, in response thereto, controls said DES cipher circuit so as to transfer therethrough, without DES enciphering, said command words and the data associated therewith such that the command words and the accompanying data pass, without being DES enciphered, between the hard disk storage unit and the processor.
Claim 13
Dependent Claim
140 words
The apparatus in claim 7 wherein the control logic controls said first converter circuit, in response to four successive ones of nine successive read cycles on said I/O read cycle signal, to convert four successively occurring ones of encrypted 16-bit words appearing on the second bus into one of the 64-bit wide words, controls the DES cipher circuit, in response to a fifth one of the nine read cycles, to DES decipher the one 64-bit wide word into a corresponding one of the 64-bit DES decrypted words, and controls the second converter circuit, in response to four remaining successive ones of the nine read cycles, to convert the corresponding one 64-bit DES decrypted word into four successively occurring 16-bit decrypted words and to apply each of the four decrypted 16-bit words to the first bus for application to the processor.
Claim 14
Dependent Claim
45 words
The apparatus in claim 12 wherein the logic circuit operates the first and second converter circuits, in response to the write cycles, concurrently but on a time staggered basis with a pre-defined temporal offset therebetween such that the encryption/decryption circuit functions on a pipelined basis.
Claim 15
Dependent Claim
22 words
The apparatus in claim 13 wherein the pre-defined temporal offset is a period defined by four successive ones of the write cycles.
Claim 16
Dependent Claim
76 words
The apparatus in claim 14 wherein the control logic recognizes pre-defined hard disk command words and data associated therewith present in the incoming n-bit words from the processor and, in response thereto, controls said DES cipher circuit so as to transfer therethrough, without DES enciphering, said command words and the data associated therewith such that the command words and the accompanying data pass, without being DES enciphered, between the hard disk storage unit and the processor.
References Cited (Backward Citations)
US4780905A
Cited
JPS6226561A
Cited
US5113369A
Cited
US5008935A
Cited
US5283828A
Cited
US5349642A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-30 | 1999-10-30 | 2000-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-30 | 2003-10-30 | 2004-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-30 | 2007-10-30 | 2008-04-30 | $7700.00 | Window Closed / Lapsed |