Patent US5539328A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5539328A Expired / Lapsed US ⏱️ 0.0 years remaining

Termination for high frequency clock distribution path

Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-05-24
•
Granted: 1996-07-23
•
Expires: 2015-05-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract To minimize skew and jitter imposed upon signals communicated along a printed circuit signal path a termination circuit is formed proximate the sink or receiving element of the signals. The termination circuit can be resistive, coupling the signal path to a supply power and to a ground potential.

Inventors

  • 👤 Russell N. Mirov
  • 👤 Duc N. Le
  • 👤 Frank Mikalauskas
  • 👤 C. John Grebenkemper
  • 👤 Kinying Kwan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 20:26
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1604; G06F1/00; G06F1/04; G06F1/06; G06F1/10; H; H03; H03L; H03L7/00; G06F11/1608

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 77 words
Apparatus for terminating a circuit path that communicates a clock signal to an input of a digital circuit and having a path impedance, there being a supply voltage and a ground potential, the apparatus comprising: a first terminating resistance connecting the input to the supply voltage; and a second terminating resistance connecting the input to the ground potential; wherein the first and second terminating resistance values are substantially equal to the Thevenin equivalent of the path impedance.
Claim 2
Dependent Claim 77 words
Apparatus for terminating a circuit path that communicates a clock signal to an input of a digital circuit and having a path impedance, there being a supply voltage and a ground potential, the apparatus comprising: a first terminating resistance connecting the input to the supply voltage; and a second terminating resistance connecting the input to the ground potential; wherein the first and second terminating resistance values are substantially equal to the Thevenin equivalent of the path impedance.
Claim 3
Dependent Claim 16 words
The apparatus of claim 1, including an isolating resistor coupling the circuit path to the input.
Claim 4
Dependent Claim 27 words
The apparatus of claim 2, wherein the isolating resistor has a resistance value that is large enough to not increase the reflection coefficient of the circuit path.
Claim 5
Dependent Claim 14 words
The apparatus of claim 3, wherein the circuit path is a printed circuit path.
Claim 6
Dependent Claim 17 words
The apparatus of claim 4, wherein the first and second terminating resistances are each approximately 150 ohms.
Claim 7
Dependent Claim 13 words
The apparatus of claim 5, wherein the isolating resistor is approximately 5 ohms.
Claim 8
Dependent Claim 89 words
Apparatus for terminating a circuit path that communicates a clock signal to an input of a digital circuit and having a path impedance, there being a supply voltage and a ground potential, the apparatus comprising: a first terminating resistance coupled between the input and the supply voltage; a second terminating resistance coupled between the input and the ground potential; and an isolating resistor coupling the circuit path to the input; wherein the first and second terminating resistance values are substantially equal to the Thevenin equivalent of the path impedance.
Claim 9
Dependent Claim 89 words
Apparatus for terminating a circuit path that communicates a clock signal to an input of a digital circuit and having a path impedance, there being a supply voltage and a ground potential, the apparatus comprising: a first terminating resistance coupled between the input and the supply voltage; a second terminating resistance coupled between the input and the ground potential; and an isolating resistor coupling the circuit path to the input; wherein the first and second terminating resistance values are substantially equal to the Thevenin equivalent of the path impedance.

References Cited (Backward Citations)

US5003467A Cited
US4859877A Cited
US5371417A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-07-23 2000-01-22 2000-07-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-07-23 2004-01-22 2004-07-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-07-23 2008-01-22 2008-07-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag