← Back to Patent Explorer
US5581111A Expired / Lapsed US ⏱️ 0.0 years remaining

Dielectric-polysilicon-dielectric antifuse for field programmable logic applications

Assignee: Microsemi SoC Corp
•
Filing: 1994-08-11
•
Granted: 1996-12-03
•
Expires: 2014-08-11
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A novel antifuse structure includes a novel antifuse material layer comprises a first dielectric layer, a first polysilicon layer (which may optionally be lightly doped) disposed over the first dielectric layer, and a second dielectric layer disposed over the first polysilicon layer. The dielectric layers may be formed of silicon nitride, silicon dioxide, silicon oxynitride and combinations of the foregoing. Additional layers may also be included to form D/P/D/P/D, D/P/D/a-Si/D sandwiches, and the like. The polysilicon layer provides the ability to control the breakdown voltage of the antifuse through control of the doping level while maintaining a relatively large thickness of the antifuse material layer resulting in low capacitance for the antifuse. The antifuse material layer is compatible with high temperature processes (500° C.-950° C.) and may be carried out in the range of 400° C.-950° C. making it compatible with a wide range of processes.

Inventors

  • 👤 Wenn-Jei Chen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-01 12:09
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; Y; Y10; Y10S; Y10S148/00; Y10S148/055

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 87 words
An antifuse structure comprising: a lower antifuse electrode; an antifuse material layer disposed over and in contact with said lower antifuse electrode; and an upper antifuse electrode disposed over and in contact with said antifuse material layer; said antifuse material layer including: a first dielectric layer; a first polysilicon layer disposed over said first dielectric layer; a second dielectric layer disposed over said first polysilicon layer; a layer of a-Si disposed over said second dielectric layer; and a third dielectric layer disposed over said layer of a-Si.
Claim 2
Dependent Claim 87 words
An antifuse structure comprising: a lower antifuse electrode; an antifuse material layer disposed over and in contact with said lower antifuse electrode; and an upper antifuse electrode disposed over and in contact with said antifuse material layer; said antifuse material layer including: a first dielectric layer; a first polysilicon layer disposed over said first dielectric layer; a second dielectric layer disposed over said first polysilicon layer; a layer of a-Si disposed over said second dielectric layer; and a third dielectric layer disposed over said layer of a-Si.
Claim 3
Dependent Claim 17 words
An antifuse structure according to claim 1 wherein said lower antifuse electrode is formed of a metal.
Claim 4
Dependent Claim 17 words
An antifuse structure according to claim 2 wherein said upper antifuse electrode is formed of a metal.
Claim 5
Dependent Claim 17 words
An antifuse structure according to claim 1 wherein said upper antifuse electrode is formed of a metal.
Claim 6
Dependent Claim 16 words
An antifuse structure according to claim 1 wherein said lower antifuse electrode is a diffusion region.
Claim 7
Dependent Claim 18 words
An antifuse structure according to claim 1 wherein said lower antifuse electrode is formed of heavily doped polysilicon.
Claim 8
Dependent Claim 18 words
An antifuse structure according to claim 1 wherein said upper antifuse electrode is formed of heavily doped polysilicon.
Claim 9
Dependent Claim 21 words
An antifuse structure according to claim 1 wherein both said lower and upper antifuse electrodes are formed of heavily doped polysilicon.
Claim 10
Dependent Claim 35 words
An antifuse structure according to claim 1 wherein said first and second dielectric layers are formed from materials selected from the group consisting of: silicon nitride, silicon dioxide, silicon oxynitride and combinations of the foregoing.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-12-03 2000-06-03 2000-12-03 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-12-03 2004-06-03 2004-12-03 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-12-03 2008-06-03 2008-12-03 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag