US5583822A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Single chip controller-memory device and a memory architecture and methods suitable for implementing the same
Assignee: Intellectual Ventures II LLC
•
Filing: 1995-11-01
•
Granted: 1996-12-10
•
Expires: 2015-11-01
Abstract
Abstract A method is provided for operating a memory including a plurality of blocks of memory cells and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus. A first set of row and column address bits are presented on the address bus to access selected cells in a first selected one of the blocks via an associated data bus coupled to each of the blocks. A second set of row and column address bits are then presented on the address bus to access selected cells in a second selected one of the blocks via the data bus.
Inventors
- 👤 G. R. Mohan Rao
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 22:03
CPC Classifications
G; G11; G11C; G11C7/00; G11C29/00; G11C29/70; G11C29/78; G11C29/80; G11C11/00; G11C11/005; G11C29/81; G11C29/88; G11C7/10; G11C7/1006
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
149 words
A method of generating display images comprising the steps of: writing digital display data into selected cells in selected blocks of a multi-block memory, each block associated with a dedicated address decoder for allowing access to selected cells therein in response to selected row and column address bits presented substantially simultaneously on an associated address bus; presenting a first set of row and column address bits on the address bus to read digital data written into selected cells of a first selected one of the blocks via an associated data bus coupled to each the blocks; presenting a second set of row and column address bits on the address bus to read digital data written selected cells in a second selected one of the blocks via the data bus; and converting the digital data read from the first and second blocks into analog data for driving a display device.
Claim 2
Independent Claim
149 words
A method of generating display images comprising the steps of: writing digital display data into selected cells in selected blocks of a multi-block memory, each block associated with a dedicated address decoder for allowing access to selected cells therein in response to selected row and column address bits presented substantially simultaneously on an associated address bus; presenting a first set of row and column address bits on the address bus to read digital data written into selected cells of a first selected one of the blocks via an associated data bus coupled to each the blocks; presenting a second set of row and column address bits on the address bus to read digital data written selected cells in a second selected one of the blocks via the data bus; and converting the digital data read from the first and second blocks into analog data for driving a display device.
Claim 3
Dependent Claim
43 words
The method of claim 1 wherein the digital data read from the first and second blocks is in a YUV format and the method further comprises the step of converting the YUV data read from the first and second blocks into RGB data.
Claim 4
Dependent Claim
22 words
The method of claim 1 and further comprising the step of selectively zooming the data read from the first and second blocks.
Claim 5
Dependent Claim
22 words
The method of claim 1 wherein said steps of writing and presenting are performed by a display controller integral with the memory.
Claim 6
Independent Claim
156 words
A method of operating an integrated controller--memory device, the device including a controller, a plurality of blocks of memory cells, and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus by the controller, the method comprising the steps of: presenting a first set of row and column address bits on the address bus with the controller; accessing selected cells in a first selected one of the blocks in response to the first set of address bits via an associated data bus coupled to each the blocks; presenting a second set of row and column address bits on the address bus with the controller; and accessing selected cells in a second selected one of the blocks via the data bus in response to the second set of address bits.
Claim 7
Independent Claim
156 words
A method of operating an integrated controller--memory device, the device including a controller, a plurality of blocks of memory cells, and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus by the controller, the method comprising the steps of: presenting a first set of row and column address bits on the address bus with the controller; accessing selected cells in a first selected one of the blocks in response to the first set of address bits via an associated data bus coupled to each the blocks; presenting a second set of row and column address bits on the address bus with the controller; and accessing selected cells in a second selected one of the blocks via the data bus in response to the second set of address bits.
Claim 8
Dependent Claim
24 words
The method of claim 5 wherein the steps of presenting are performed sequentially to implement an interleaved access of the first and second blocks.
Claim 9
Dependent Claim
44 words
The method of claim 5 wherein the steps of presenting are performed substantially concurrently and the steps of accessing are performed substantially simultaneously, wherein each of the first and second blocks is accessed via to respective first and second portions of the data bus.
Claim 10
Dependent Claim
37 words
The method of claim 5 wherein the integrated device further includes a digital to analog converter and the method includes the step of converting digital data read from the selected blocks during read accesses into analog data.
Claim 11
Independent Claim
125 words
A method of operating a memory including a plurality of blocks of memory cells and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus, the method comprising the steps of: presenting a first set of row and column address bits on the address bus to access selected cells in a first selected one of the blocks via an associated data bus coupled to each the blocks; and presenting a second set of row and column address bits on the address bus to access selected cells in a second selected one of the blocks via the data bus.
Claim 12
Independent Claim
125 words
A method of operating a memory including a plurality of blocks of memory cells and a plurality of address decoders, each address decoder allowing access to selected cells in a corresponding one of the blocks in response to selected row and column address bits presented substantially simultaneously on an associated address bus, the method comprising the steps of: presenting a first set of row and column address bits on the address bus to access selected cells in a first selected one of the blocks via an associated data bus coupled to each the blocks; and presenting a second set of row and column address bits on the address bus to access selected cells in a second selected one of the blocks via the data bus.
Claim 13
Dependent Claim
25 words
The method of claim 9 wherein said steps of presenting address bits are performed to effectuate interleaved accesses from the first and second selected blocks.
Claim 14
Dependent Claim
26 words
The method of claim 10 wherein the data bus is n-bits wide and each of the interleaved accesses an n-bit location in the corresponding selected block.
Claim 15
Dependent Claim
21 words
The method of claim 9 wherein said steps of presenting effectuate substantially simultaneous accesses to the first and second selected blocks.
Claim 16
Dependent Claim
21 words
The method of claim 12 wherein said first and second sets of addresses are presented substantially simultaneously on the address bus.
Claim 17
Dependent Claim
35 words
The method of claim 12 wherein the data bus has a predetermined width and the first and second accesses are each to a number of cells representing a portion of the width of the bus.
References Cited (Backward Citations)
US4570242A
Cited
US4608666A
Cited
US5200925A
Cited
US5117492A
Cited
US5161221A
Cited
US5245585A
Cited
US5388073A
Cited
US5426753A
Cited
US5159572A
Cited
US5265231A
Cited
US5377154A
Cited
US5329490A
Cited
US5353402A
Cited
US5278801A
Cited
US5383193A
Cited
US5287527A
Cited
US5477503A
Cited
US5473573A
Cited
US5452257A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-10 | 2000-06-10 | 2000-12-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-10 | 2004-06-10 | 2004-12-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-10 | 2008-06-10 | 2008-12-10 | $7700.00 | Window Closed / Lapsed |